Z85C3010PSG Zilog, Z85C3010PSG Datasheet - Page 115

• Manufacturer Part Number: Z85C3010PSG
• Description: IC 10MHZ Z8500 CMOS SCC 40-DIP
• Manufacturer: Zilog
• Series: SCCr

Specifications of Z85C3010PSG

• Processor Type: Z80
• Features: Error Detection and Multiprotocol Support
• Speed: 10MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Cpu Speed: 8MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 85
• Rohs Compliant: Yes
• Clock Frequency: 10MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 269-3934; Z85C3010PSG

SCC™/ESCC™ User’s Manual
Register Descriptions
5.1 INTRODUCTION (Continued)
This bit is internally set to 1 in SDLC mode and the SCC
calculates the CRC on all bits except zeros inserted be-
tween the opening and closing flags. This bit is ignored in
asynchronous modes.
Bit 2: Address Search Mode (SDLC)
Setting this bit in SDLC mode causes messages with ad-
dresses not matching the address programmed in WR6 to
be rejected. No receiver interrupts occur in this mode un-
less there is an address match. The address that the SCC
attempts to match is unique (1 in 256) or multiple (16 in
256), depending on the state of Sync Character Load In-
hibit bit. Address FFH is always recognized as a global ad-
dress. The Address Search mode bit is ignored in all
modes except SDLC.
Bit 1: SYNC Character Load Inhibi t
If this bit is set to 1 in any mode except SDLC, the SCC com-
pares the byte in WR6 with the byte about to be stored in the
FIFO, and it inhibits this load if the bytes are equal. (Caution:
this also occurs in the asynchronous mode if the received
character matches the contents of WR6.) The SCC does
not calculate the CRC on bytes stripped from the data
stream in this manner. If the 6-bit sync option is selected
while in Monosync mode, the comparison is still across
eight bits, so WR6 is programmed for proper operation.
If the 6-bit sync option is selected with this bit set to 1, all
sync characters except the one immediately preceding the
data are stripped from the message. If the 6-bit sync option
is selected while in the Bisync mode, this bit is ignored.
The address recognition logic of the receiver is modified in
SDLC mode if this bit is set to 1, i.e., only the four most sig-
nificant bits of WR6 must match the receiver address. This
procedure allows the SCC to receive frames from up to 16
separate sources without programming WR6 for each
source (if each station address has the four most signifi-
cant bits in common). The address field in the frame is still
eight bits long. Address FFH is always recognized as a
global address.
The bit is ignored in SDLC mode if Address Search mode
has not been selected.
Bit 0: Receiver Enable
When this bit is set to 1, receiver operation begins. This bit
should be set only after all other receiver parameters are
established and the receiver is completely initialized. This
bit is reset by a channel or hardware reset command, and
it disables the receiver.
5-8
5.2.5 Write Register 4 (Transmit/Receive Mis-
cellaneous Parameters and Modes)
WR4 contains the control bits for both the receiver and the
transmitter. These bits should be set in the transmit and
receiver initialization routine before issuing the contents of
WR1, WR3, WR6, and WR7. Bit positions for WR4 are
shown in Figure 5-6. On the ESCC and 85C30, with the
Extended Read option enabled, this register is read as
RR4.
Bits 7 and 6: Clock Rate bits 1 and 0
These bits specify the multiplier between the clock and
data rates. In synchronous modes, the 1X mode is forced
internally and these bits are ignored unless External Sync
mode has been selected.
1X Mode (00). The clock rate and data rate are the same.
In External Sync mode, this bit combination specifies that
only the /SYNC pin is used to achieve character synchro-
nization.
16X Mode (01). The clock rate is 16 times the data rate. In
External Sync mode, this bit combination specifies that only
the /SYNC pin is used to achieve character synchronization.
32X Mode (10). The clock rate is 32 times the data rate. In
External Sync mode, this bit combination specifies that ei-
ther the /SYNC pin or a match with the character stored in
WR7 will signal character synchronization. The sync char-
acter can be either six or eight bits long as specified by the
6-bit/8-bit sync bit in WR10.
Write Register 4
D7 D6 D5 D4
0
0
1
1
0
1
0
1
X1 Clock Mode
X16 Clock Mode
X32 Clock Mode
X64 Clock Mode
0
0
1
1
Figure 5-6. Write Register 4
0
1
0
1
8-Bit Sync Character
16-Bit Sync Character
SDLC Mode (01111110 Flag)
External Sync Mode
D3 D2 D1 D0
0
0
1
1
0
1
0
1
Sync Modes Enable
1 Stop Bit/Character
1 1/2 Stop Bits/Character
2 Stop Bits/Character
Parity Enable
Parity EVEN//ODD
UM010901-0601