WG82574L S LBA8 Intel, WG82574L S LBA8 Datasheet - Page 147
WG82574L S LBA8
Manufacturer Part Number
WG82574L S LBA8
Description
Manufacturer
Intel
Datasheet
1.WG82574L_S_LBA8.pdf
(472 pages)
Specifications of WG82574L S LBA8
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Compliant
- Current page: 147 of 472
- Download datasheet (3Mb)
Inline Functions—82574 GbE Controller
7.2.4
Figure 30.
Transmit Descriptor Ring Structure
The transmit descriptor ring is described by the following registers:
Transmit Descriptor Ring Structure
• Software places the rest of the data to be transmitted in the host memory indicated
• Hardware splits the data into multiple packets according to the Maximum Segment
• For each packet, the proceeding steps are the same as the legacy Tx descriptors as
• Transmit Descriptor Base Address register (TDBA)
• Transmit Descriptor Length register (TDLEN)
• Transmit Descriptor Head register (TDH)
• Transmit Descriptor Tail register (TDT)
to the hardware by additional data descriptors.
Size (MSS) defined in the context descriptor. Hardware uses the prototype header
for each packet while it auto-updates some of the fields in the IP and TCP headers.
See more details in
previously described (starting at step number 4).
— This register indicates the start address of the descriptor ring buffer in the host
— This register determines the number of bytes allocated to the circular ring. This
— This register holds an index value that indicates the in-progress descriptor.
— This register holds a value, which is an offset from the base (TDBA), and
memory; this 64-bit address is aligned on a 16-byte boundary and is stored in
two consecutive 32-bit registers. Hardware ignores the lower four bits.
value must be aligned to 128 bytes.
There can be up to 64 KB descriptors in the circular buffer. Reading this register
returns the value of head corresponding to descriptors already loaded in the
transmit FIFO.
indicates the location beyond the last descriptor hardware can process. This is
the location where software writes the next new descriptor.
section
7.3.6.2.
TDLEN
Base +
TDBA
Base
Base+1
TDT
Tail
Head
TDH
147
Related parts for WG82574L S LBA8
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CONTROLLER, ENET, INTEL 82574L, 64PQFN
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: