MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 900

• Manufacturer Part Number: MC9S12XDP512CAL
• Manufacturer: Freescale

Specifications of MC9S12XDP512CAL

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 91
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(16-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 112
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

Chapter 23 DQ256 Port Integration Module (S12XDQ256PIMV2)
A standard port pin has the following minimum features:
Optional features:
23.0.2
Figure 23-1
902
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Control registers to enable/disable pull-device and select pull-ups/pull-downs on Ports T, S, M, P,
H, and J on per-pin basis
Control registers to enable/disable pull-up devices on Ports AD0, and AD1 on per-pin basis
Single control register to enable/disable pull-ups on Ports A, B, C, D, E, and K on per-port basis
and on BKGD pin
Control registers to enable/disable reduced output drive on Ports T, S, M, P, H, J, AD0, and AD1
on per-pin basis
Single control register to enable/disable reduced output drive on Ports A, B, C, D, E, and K on per-
port basis
Control registers to enable/disable open-drain (wired-OR) mode on Ports S and M
Control registers to enable/disable pin interrupts on Ports P, H, and J
Interrupt flag register for pin interrupts on Ports P, H, and J
Control register to configure IRQ pin operation
Free-running clock outputs
Input/output selection
5V output drive with two selectable drive strengths
5V digital and analog input
Input with selectable pull-up or pull-down device
Open drain for wired-OR connections
Interrupt inputs with glitch filtering
Reduced input threshold to support low voltage applications
Signals shown in Bold are not available in 80-pin packages.
Signals shown in Bold-Italics are neither available in 112-pin nor in 80-pin packages.
Shaded labels denote alternative module routing ports.
Block Diagram
is a block diagram of the PIM.
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor