MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 717

• Manufacturer Part Number: MC9S12XDP512CAL
• Manufacturer: Freescale

Specifications of MC9S12XDP512CAL

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 91
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(16-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 112
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

19.4.3.4
The XGATE S/W breakpoint request issues a forced breakpoint request to the CPU immediately
independent of DBG settings. If the debug module is armed triggers the state sequencer into the disarmed
state. Active tracing sessions are terminated immediately, thus if tracing has not yet begun using begin-
trigger, no trace information is stored. XGATE generated breakpoints are independent of the DBGBRK
bits. The XGSBPE bit in DBGC1 determines if the XGATE S/W breakpoint function is enabled. The BDM
bit in DBGC1 determines if the XGATE requested breakpoint causes the system to enter BDM mode or
initiate a software interrupt (SWI).
19.4.3.5
At any time independent of comparator matches or external tag signals it is possible to initiate a tracing
session and/or breakpoint by writing to the TRIG bit in DBGC1. This triggers the state sequencer into the
final state and issues a forced breakpoint request to both CPU and XGATE.
19.4.3.6
In case of simultaneous triggers, the priority is resolved according to
trigger is suppressed. It is thus possible to miss a lower priority trigger if it occurs simultaneously with a
trigger of a higher priority. The trigger priorities described in
simultaneous matches, the match on the lower channel number ([0,1,2,3) has priority. The SC[3:0]
encoding ensures that a match leading to final state has priority over all other matches independent of
current state sequencer state. When configured for range modes a simultaneous match of comparators A
and C generates an active match0 while match2 is suppressed.
Freescale Semiconductor
Priority
Highest
Lowest
Match0 (force or tag hit)
Match1 (force or tag hit)
Match2 (force or tag hit)
Match3 (force or tag hit)
External TAGHI/TAGLO
Trigger On XGATE S/W Breakpoint Request
Immediate Trigger
Trigger Priorities
Source
XGATE
TRIG
MC9S12XDP512 Data Sheet, Rev. 2.21
Table 19-38. Trigger Priorities
Immediate forced breakpoint......(Tracing terminated immediately).
Trigger to next state as defined by state control registers
Trigger to next state as defined by state control registers
Trigger to next state as defined by state control registers
Trigger to next state as defined by state control registers
Table 19-38
Enter final state
Enter State0
Action
Chapter 19 S12X Debug (S12XDBGV2) Module
Table
dictate that in the case of
19-38. The lower priority
719