STLC5466 STMicroelectronics, STLC5466 Datasheet - Page 80

• Manufacturer Part Number: STLC5466
• Description: RF Wireless Misc Multi-HDLC Sw Matrix
• Manufacturer: STMicroelectronics
• Type: Telecom ICr

Specifications of STLC5466

• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: LQFP-176
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

STLC5466
IX - FIGURES and TIMING
These FIGURES must be located in the following paragraphs:
80/130
Figure 1-1:
Figure 1-2:
Figure 1-3:
Figure 1-4:
Figure 1-5:
Figure 1-6:
Figure 1-7:
Figure 1-8:
Figure 1-9:
Figure 1-10:
Figure 1-11:
Figure 1-12:
Figure 1-13:
Figure 1-14:
Figure 1-15:
Figure 1-16:
Figure 1-17:
Figure 1-18:
Figure 1-19:
Figure 1-20:
Figure 1-21:
Figure 1-22:
Figure 1-23:
Figure 1-24:
Figure 1-25:
Figure 1-26:
Figure 1-27:
Figure 1-28:
Figure 1-29:
MHDLC Block diagram
Variable delay through the matrix with ITDM=1
Variable delay through the matrix with ITDM=0
Constant delay through the matrix with SI=1
Downstream switching at 32 kb/s
Upstream switching at 32 kb/s
Upstream and downstream switching at 16 Kbit/s
D,C/I and Monitor channel path
GCI channel to/from ISDN channel
From GCI channels to ISDN channels
From ISDN channels to GCI channels
Multi-HDLC connected to mP with multiplexed buses in paragraph III 6.2.3
Multi-HDLC connected to mP with non multiplexed buses in paragraph III 6.2.3
Microprocessor interface for INTEL 80C188
Microprocessor interface for INTEL 80C186
Microprocessor interface for MOROLA 68000
Microprocessor interface for MOROLA 68020
Microprocessor interface for ST9
Microprocessor interface for INTEL 386EX
Ex1; different clocks for Multi-HDLC and mP
Ex2; synchronous clock for Multi-HDLC and mP
4Mx16 SDRAM memory organisation
First example, 8Mx16 SDRAM memory organisation
Second example, 8Mx16 SDRAM memory organisation in paragraph III 7.4.3
Third example, 8Mx16 SDRAM memory organisation in paragraph III 7.4.4
Chain of n Multi-HDLC components
MHDLC clock generation
VCXO frequency synchronization
The three circular interrupt memories
SEE FOLLOWING DOCUMENT
in paragraph II
in paragraph III 5.1
in paragraph III 5.1
in paragraph III 5.1
in paragraph III 1.7
in paragraph III 1.7
in paragraph III 1.8
in paragraph III 3.3
in paragraph III 5
in paragraph III 5
in paragraph III 5
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 6.2.3
in paragraph III 7.4.1
in paragraph III 7.4.2
in paragraph III 8
in paragraph III 9.1
in paragraph III 9.2
in paragraph III 10.5