STLC5466 STMicroelectronics, STLC5466 Datasheet - Page 68

no-image

STLC5466

Manufacturer Part Number
STLC5466
Description
RF Wireless Misc Multi-HDLC Sw Matrix
Manufacturer
STMicroelectronics
Type
Telecom ICr
Datasheets

Specifications of STLC5466

Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-176
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLC5466
Manufacturer:
ST
0
STLC5466
VI.41 - Fill Character Register 2
FC0/7
VI.42 - SDRAM Mode Register
When the microprocessor writes in this SDRAM Mode register, the SDRAM controller initializes the
SDRAM if the NINIT bit of GCR2 is at 0 .
When the microprocessor reads this register, the SDRAM controller is not affected.
Some parameters are frozen:
The option field is: Burst Read and Single Write.
The Burst Length is 4.
The burst data is addressed in sequential mode
The programmable parameters are:
LT0/1 :
The 12-bit word sent by the Multi-HDLC to initialize the SDRAM is:
For information:
68/130
bit15
bit15
bit15
Nu
Nu
T
r
x
Option field: Burst Read and Single Write
Nu
Nu
: FILL CHARACTER (eight bits)
S
e
Three configurations are possible: NCAS Latency can be 1, 2 or 3)
tt
Latency Mode
In Transparent Mode M1, two messages are separated by FILL CHARACTERS and the de-
tection of one FILL CHARACTER marks the end of a message.
x
LT1
0
0
1
1
Nu
Nu
R
s
LT0
Nu
Nu
1
0
1
0
1
Nu
e
bit11
NCAS Latency
0
0
Nu
Not allowed
r
0
1
2
3
0
0
Nu
v
1
1
Nu
0
e
After reset (0000)
After reset (0030)
bit8
0
0
bit8
bit8
Nu
d
LT2
Latency mode
bit7
FC7
0
0
bit7
bit7
Nu
LT1
H
H
LT2
FC6
0
Nu
LT0
LT1
LT1
bit5
FC5
LT1
bit5
Wrap type
FC4
LT0
LT0
LT0
bit4
bit4
WT
FC3
WT
Nu
0
BL2
BL2
FC2
Nu
0
Burst Length
SDRAMR (72)
BL1
BL1
FCR2 (60)
FC1
1
Nu
BL0
BL0
bit0
FC0
bit0
bit0
Nu
0
H
H

Related parts for STLC5466