DS33R41 Maxim Integrated Products, DS33R41 Datasheet - Page 294

• Manufacturer Part Number: DS33R41
• Description: Network Controller & Processor ICs Inverse-Multiplexing Ethernet Mapper wit
• Manufacturer: Maxim Integrated Products

13 FUNCTIONAL TIMING
13.1 MII and RMII Interfaces
Each MII Interface Transmit Port has its own TX_CLK and data interface. The data TXD [3:0] operates
synchronously with TX_CLK. The LSB is presented first. TX_CLK should be 2.5MHz for 10Mbps operation and
25MHz for 100Mbps operation. TX_EN is valid at the same time as the first byte of the preamble. In DTE Mode
TX_CLK is input from the external PHY. In DCE Mode, the device provides TX_CLK, derived from an external
reference (SYSCLKI).
In Half-Duplex (DTE) Mode, the device supports CRS and COL signals. CRS is active when the PHY detects
transmit or receive activity. If there is a collision as indicated by the COL input, the device will replace the data
nibbles with jam nibbles. After a “random“ time interval, the packet is retransmitted. The MAC will try to send the
packet a maximum of 16 times. The jam sequence consists of 55555555h. Note that the COL signal and CRS can
be asynchronous to the TX_CLK and are only valid in half duplex mode.
Figure 13-1. MII Transmit Functional Timing
Figure 13-2. MII Transmit Half Duplex with a Collision Functional Timing
TXD[3:0]
TX_CLK
TX_EN
TXD[3:0]
TX_EN
CRS
COL
TX_CLK
P
P
R
E
R
A
M
E
B
A
L
E
E
J
J
M
294 of 335
J
J
B
J
J
L
J
J
E
F
C
S