LFXP2-8E-5FTN256C Lattice, LFXP2-8E-5FTN256C Datasheet - Page 214

FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -5 Spd

LFXP2-8E-5FTN256C

Manufacturer Part Number
LFXP2-8E-5FTN256C
Description
FPGA - Field Programmable Gate Array 8K LUTs 201I/O Inst- on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet

Specifications of LFXP2-8E-5FTN256C

Number Of Macrocells
8000
Number Of Programmable I/os
201
Data Ram Size
226304
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FTBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP2-8E-5FTN256C
Manufacturer:
Lattice
Quantity:
63
Part Number:
LFXP2-8E-5FTN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP2-8E-5FTN256C
0
Company:
Part Number:
LFXP2-8E-5FTN256C
Quantity:
5
Lattice Semiconductor
Figure 11-12. IDDRMX1A Waveform
IDDRMFX1A
With the IDDRMX1A, the data can enter the FPGA at either the positive or negative edge of the SCLK depending
on the state of the DDRCLKPOL signal. The IDDRMFX1A module includes an additional clock transfer stage that
ensures that the data is transferred at a known edge of the system clock.
Figure 11-13. IDDRMFX1A Symbol
Table 11-4 provides a description of all I/O ports associated with the IDDRMFX1A primitive.
ECLK( DQS shifted 90 deg)
DDR DATA at IDDRMX1A
Case 1: DDRCLKPOL = 0
Case 2: DDRCLKPOL = 1
DDR DATA at I/O
DQS at I/O
SCLK
SCLK
QA
QB
QA
QB
B
C
A
P0
P0
XX
XX
XX
XX
XX
XX
P0
N0
N0
ECLK
RST
CLK1
CLK2
CE
DDRCLKPOL
D
P0
N0
P1
P1
IDDRMFX1A
11-10
P0
N0
P0
N0
P1
N1
N1
N1
P1
P2
P2
QA
QB
LatticeXP2 High-Speed I/O Interface
P1
N1
P1
N1
P2
N2
N2
N2
P2
P3
P3
P2
N2
P2
N2
P3
N3
N3
P3
N3
P4
P4
P3
N3
P3
N3
P4
N4
N4
P4

Related parts for LFXP2-8E-5FTN256C