SPEAR300-2 STMicroelectronics, SPEAR300-2 Datasheet - Page 36

• Manufacturer Part Number: SPEAR300-2
• Description: IC MPU ARM9 289LFBGA
• Manufacturer: STMicroelectronics
• Series: SPEAr®r

Specifications of SPEAR300-2

• Processor Type: ARM Microprocessor
• Speed: 333MHz
• Voltage: 1.14 V ~ 3.6 V
• Mounting Type: Surface Mount
• Package / Case: 289-LFBGA
• Processor Series: SPEAr300
• Core: ARM926EJ-S
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 333 MHz
• Operating Supply Voltage: 1.2 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Data Ram Size: 56 KB
• Interface Type: I2C, UART, USB, Serial
• Number Of Programmable I/os: 62
• Number Of Timers: 6
• Program Memory Size: 32 KB
• Program Memory Type: ROM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-10849-5

Pin description
36/83
The following modes can be selected by programming some control registers present in the
reconfigurable array subsystem.
●
●
●
●
●
●
●
●
●
●
●
●
●
Configuration 1 is the default mode for SPEAr300. It supports the FSMC interface for NAND
Flash connectivity and boot pins used for selecting the boot mode.
Mode 1: NAND interface
NAND mode mainly provides:
●
Mode 2: NOR interface
NOR mode mainly provides:
●
Mode 3: Photo frame
Photo frame mode mainly provides:
●
●
●
●
●
Mode 4: Low end IP phone
Low end IP phone mode mainly provides:
●
●
●
●
●
NAND mode
NOR Mode
PHOTO_FRAME Mode (PHOTO FRAME)
LEND_IP_PHONE Mode (LOW END IP PHONE)
HEND_IP_PHONEMode (HIGH END IP PHONE)
LEND_WIFI_PHONE Mode (LOW END WI-FI PHONE)
HEND_WIFI_PHONE Mode (HIGH END WI-FI PHONE)
ATA_PABX_wI2S Mode (ATA PABX without I2S)
ATA_PABX_I2S Mode (ATA PABX with I2S)
CAMl_LCDw Mode (8-bit CAMERA without LCD)
CAMu_LCD Mode (14-bit camera with LCD)
CAMu_wLCD Mode (14-bit camera without LCD)
CAMl_LCD Mode (8-bit camera with LCD)
NAND Flash interface (16 bits, 5 control signals)
External Memory Interface (16 data bits, 24 address bits and 4 chip selects)
NAND Flash interface (16 bits, 5 control signals)
CLCD controller interface
TDM for voice/music capabilities
SDIO interface supporting SPI, SD1, SD4 and SD8 mode
GPIOs with interrupt capability
9x9 keyboard
8 SPI/I2C control signals
I2S block
GPIOs with interrupt capability
Digital-to-analog converter (DAC)
Doc ID 16324 Rev 2
SPEAr300