R4F24269NVFQV Renesas Electronics America, R4F24269NVFQV Datasheet - Page 704

• Manufacturer Part Number: R4F24269NVFQV
• Description: MCU 256KB FLASH 64K 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24269NVFQV

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 10x10b, D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Section 10 I/O Ports
10.15.1 Port G Data Direction Register (PGDDR)
The individual bits of PGDDR specify input or output for the pins of port G. PGDDR cannot be
read; if it is, an undefined value will be read.
Note:
Page 674 of 1372
Bit
7
6
5
4
3
2
1
0
Bit Name
⎯
PG6DDR
PG5DDR
PG4DDR
PG3DDR
PG2DDR
PG1DDR
PG0DDR
*
PG0DDR is initialized to 1 in modes 1 and 2, and to 0 in modes 4 and 7.
Initial Value
0
0
0
0
0
0
0
1/0*
⎯
W
R/W
W
W
W
W
W
W
Description
Reserved
•
•
Modes 7 (when EXPE = 1), 1, 2, and 4
Pins PG6 and PG5 function as bus control
input/output pins (BREQ and BACK) when the
appropriate bus controller settings are made.
Otherwise, these pins are I/O ports, and their
functions can be switched with PGDDR.
The PG4 pin function as a bus control input/output
pin (BREQO) when the appropriate bus controller
settings are made. Otherwise, operations differ
between the H8S/2426 and H8S/2426R Groups
and H8S/2424 Group.
[H8S/2426 Group and H8S/2426R Group]
The PG4 pin is a general I/O port and the function
can be switched with PG4DDR.
[H8S/2424 Group]
When the CS output enable bit (CS4E) is 1, the
PG4 pin functions as a CS4 output pin when the
PG4DDR is set to 1, and as an input port when the
bit is cleared to 0. When the CS output enable bit
(CS4E) is 0, the PG4 pin is a general I/O port, and
the function can be switched with PG4DDR.
When the CS output enable bits (CS3E to CS0E)
are set to 1, pins PG3 to PG0 function as CS
output pins when the corresponding PGDDR bit is
set to 1, and as input ports when the bit is cleared
to 0. When the CS output enable bits (CS3E to
CS0E) are cleared to 0, pins PG3 to PG0 are I/O
ports, and their functions can be switched with
PGDDR.
Mode 7 (when EXPE = 0)
Pins PG6 to PG0 are I/O ports, and their functions
can be switched with PGDDR.
H8S/2426, H8S/2426R, H8S/2424 Group
REJ09B0466-0350 Rev. 3.50
Jul 09, 2010