AT90CAN128-15AZ Atmel, AT90CAN128-15AZ Datasheet - Page 217

• Manufacturer Part Number: AT90CAN128-15AZ
• Description: MCU AVR 128K FLASH 15MHZ 64TQFP
• Manufacturer: Atmel
• Series: AVR® 90CANr

Specifications of AT90CAN128-15AZ

• Package / Case: 64-TQFP, 64-VQFP
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 125°C
• Speed: 16MHz
• Number Of I /o: 53
• Eeprom Size: 4K x 8
• Core Processor: AVR
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Program Memory Size: 128KB (128K x 8)
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Connectivity: CAN, I²C, SPI, UART/USART
• Core Size: 8-Bit
• Processor Series: AT90CANx
• Core: AVR8
• Data Bus Width: 8 bit
• Data Ram Size: 4 KB
• Interface Type: CAN, SPI, UART
• Maximum Clock Frequency: 16 MHz
• Number Of Programmable I/os: 53
• Number Of Timers: 4
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATDVK90CAN1, ATADAPCAN01
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• Cpu Family: 90C
• Device Core: AVR
• Device Core Size: 8b
• Frequency (max): 16MHz
• Total Internal Ram Size: 4KB
• # I/os (max): 53
• Number Of Timers - General Purpose: 4
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 64
• Package Type: TQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7679H–CAN–08/08
1
2
3
4
5
6
7
Assembly Code Example
ldi
sts
wait1:
lds
sbrs
rjmp
lds
andi
cpi
brne
ldi
sts
ldi
sts
wait2:
lds
sbrs
rjmp
lds
andi
cpi
brne
ldi
sts
ldi
sts
wait3:
lds
sbrs
rjmp
lds
andi
cpi
brne
ldi
sts
r16, (1<<TWINT)|
TWCR, r16
r16,TWCR
r16,TWINT
wait1
r16,TWSR
r16, 0xF8
r16, START
ERROR
r16, SLA_W
TWDR, r16
r16, (1<<TWINT)|
TWCR, r16
r16,TWCR
r16,TWINT
wait2
r16,TWSR
r16, 0xF8
r16, MT_SLA_ACK
ERROR
r16, DATA
TWDR, r16
r16, (1<<TWINT)|
TWCR, r16
r16,TWCR
r16,TWINT
wait3
r16,TWSR
r16, 0xF8
r16, MT_DATA_ACK
ERROR
r16, (1<<TWINT)|
TWCR, r16
(1<<TWSTA)|
(1<<TWEN)
(1<<TWEN)
(1<<TWEN)
(1<<TWEN) |
(1<<TWSTO)
In the following an assembly and C implementation of the example is given. Note that the code
below assumes that several definitions have been made for example by using include-files.
• When the TWINT flag is set, the user must update all TWI Registers with the value relevant
• After all TWI Register updates and other pending application software tasks have been
for the next TWI bus cycle. As an example, TWDR must be loaded with the value to be
transmitted in the next bus cycle.
completed, TWCR is written. When writing TWCR, the TWINT bit should be set. Writing a
one to TWINT clears the flag. The TWI will then commence executing whatever operation
was specified by the TWCR setting.
C Example
TWCR = (1<<TWINT)|
while (!(TWCR & (1<<TWINT)));
if ((TWSR & 0xF8)!= START)
TWDR = SLA_W;
TWCR = (1<<TWINT)|(1<<TWEN);
while (!(TWCR & (1<<TWINT)));
if ((TWSR & 0xF8)!= MT_SLA_ACK)
TWDR = DATA;
TWCR = (1<<TWINT)|(1<<TWEN);
while (!(TWCR & (1<<TWINT)));
if ((TWSR & 0xF8)!=MT_DATA_ACK)
TWCR = (1<<TWINT)|
ERROR();
ERROR();
ERROR();
(1<<TWSTA)|
(1<<TWEN)
(1<<TWEN) |
(1<<TWSTO);
Comments
Send START condition
Wait for TWINT flag set. This indicates that
the START condition has been transmitted
Check value of TWI Status Register. Mask
prescaler bits. If status different from START
go to ERROR
Load SLA_W into TWDR Register. Clear
TWINT bit in TWCR to start transmission of
address
Wait for TWINT flag set. This indicates that
the SLA+W has been transmitted, and
ACK/NACK has been received.
Check value of TWI Status Register. Mask
prescaler bits. If status different from
MT_SLA_ACK go to ERROR
Load DATA into TWDR Register. Clear TWINT
bit in TWCR to start transmission of data
Wait for TWINT flag set. This indicates that
the DATA has been transmitted, and
ACK/NACK has been received.
Check value of TWI Status Register. Mask
prescaler bits. If status different from
MT_DATA_ACK go to ERROR
Transmit STOP condition
AT90CAN32/64/128
217