M30833FJGP#U5 Renesas Electronics America, M30833FJGP#U5 Datasheet - Page 228

IC M32C/83 MCU FLASH 100LQFP

M30833FJGP#U5

Manufacturer Part Number
M30833FJGP#U5
Description
IC M32C/83 MCU FLASH 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30833FJGP#U5

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30833FJGP#U5M30833FJGP D5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30833FJGP#U5M30833FJGP#U3
Manufacturer:
NXP
Quantity:
1 003
Company:
Part Number:
M30833FJGP#U5M30833FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30833FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
0
16.3.6 SDA Input
16.3.7 ACK, NACK
16.3.8 Transmit and Receive Reset
1
9
C
3 .
B
8 /
When the IICM2 bit in the UiSMR2 register (i=0 to 4) is set to "0", the first eight bits of received data are
stored into bits 7 to 0 (D
When the IICM2 bit is set to "1", the first seven bits (D
in the UiRB register. Store the eighth bit (D
If the IICM bit in the UiSMR register is set to "1" and the CKPH bit is set to "1", the same data as that of
when setting the IICM2 bit to "0" can be read. To read the data, read the UiRB register after the rising
edge of the ninth bit of the transfer clock.
When the STSPSEL bit in the UiSMR4 register (i=0 to 4) is set to "0" (serial I/O circuit selected) and the
ACKC bit in the UiSMR4 register is set to "1" (ACK data output), the SDAi pin outputs the value set in the
ACKD bit.
If the IICM2 bit is set to "0", the NACK interrupt request is generated when the SDAi pin is held high ("H")
on the rising edge of the ninth bit of the transfer clock. The ACK interrupt request is generated when the
SDAi pin is held low ("L") on the rising edge of the ninth bit of the transfer clock.
When ACK is selected to generate a DMA request, the DMA transfer is activated by an ACK detection.
When the STC bit in the UiSMR2 register is set to "1" (UARTi initialization enabled) and a start condition
is detected,
If UARTi transmission and reception are started with this function, the TI bit in the UiC1 register remains
unchanged. Select the external clock as the transfer clock when using this function.
- the transmit shift register is reset and the content of the UiTB register is transferred to the transmit shift
- the receive shift register is reset and the first bit starts receiving when the next clock is input.
- the SWC bit is set to "1" (SCL wait output enabled). The SCLi pin becomes low ("L") on the falling edge
0
1
3
0
register. The first bit starts transmitting when the next clock is input. UARTi output value remains
unchanged between when clock is input and when data of the first bit is output. The value remains the
same value as when start condition was detected.
of the ninth bit of the transfer clock.
3
J
G
4
a
0 -
n
o r
3 .
1
u
, 1
3
p
1
2
(
M
0
0
3
6
2
C
Page 203
8 /
, 3
M
3
7
2
to D
C
f o
8 /
4
3
0
8
) in the UiRB register. The ninth bit (D
) T
8
0
) into bit 8 in the UiRB register.
7
to D
1
) of received data are stored into bits 6 to 0
8
) is ACK or NACK.
16. Serial I/O (Special Function)

Related parts for M30833FJGP#U5