DS21458-W+ Maxim Integrated, DS21458-W+ Datasheet - Page 108

• Manufacturer Part Number: DS21458-W+
• Description: Network Controller & Processor ICs
• Manufacturer: Maxim Integrated

Specifications of DS21458-W+

• Product: Framer
• Number Of Transceivers: 4
• Data Rate: 64 Kbps
• Supply Current (max): 328 mA
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Package / Case: CSBGA
• Minimum Operating Temperature: 0 C
• Operating Supply Voltage: 3.3 V
• Supply Voltage - Max: 3.465 V
• Supply Voltage - Min: 3.135 V
• Part # Aliases: 90-21458+W00

18. PER-CHANNEL IDLE CODE GENERATION
Channel data can be replaced by an idle code on a per-channel basis in the transmit and receive
directions. When operated in the T1 mode, only the first 24 channels are used; the remaining channels,
CH25–CH32 are not used.
The DS21455/DS21458 contain a 64-byte idle code array accessed by the idle array address register
(IAAR) and the per-channel idle code register (PCICR). The contents of the array contain the idle codes
to be substituted into the appropriate transmit or receive channels. This substitution can be enabled and
disabled on a per-channel basis by the transmit-channel idle-code enable registers (TCICE1–4) and
receive-channel idle-code enable registers (RCICE1–4).
To program idle codes, first select a channel by writing to the IAAR register. Then write the idle code to
the PCICR register.
Bits 6 and 7 (GTIC, GRIC) of the IAAR register can be used to block write a common idle code to all
transmit or receive positions in the array with a single write to the PCICR register. The user can use the
block write feature to set a common idle code for all transmit and receive channels in the IAAR by setting
both GTIC and GRIC = 1. When a block write is enabled by GTIC or GRIC, the value placed in the
PCICR register will be written to all addresses in the transmit or receive idle array and to whatever
address is in the lower 6 bits of the IAAR register. Therefore, when enabling only one of the block
functions, GTIC or GRIC, the user must set the lower 6 bits of the IAAR register to any address in that
block. Bits 6 and 7 of the IAAR register must be set = 0 for read operations.
The TCICE1–4 and RCICE1–4 are used to enable idle-code replacement on a per-channel basis.
Table 18-1. Idle Code Array Address Mapping
BITS 0–5 OF IAAR REGISTER
30
31
32
33
34
62
63
…
…
…
…
0
1
2
Transmit Channel 1
Transmit Channel 2
Transmit Channel 3
Transmit Channel 31
Transmit Channel 32
Receive Channel 1
Receive Channel 2
Receive Channel 3
Receive Channel 31
Receive Channel 32
MAPS TO CHANNEL
108 of 269
DS21455/DS21458 Quad T1/E1/J1 Transceivers