ORT82G5-1BM680C LATTICE [Lattice Semiconductor], ORT82G5-1BM680C Datasheet - Page 31

• Manufacturer Part Number: ORT82G5-1BM680C
• Description: 0.6 to 3.7 Gbps XAUI and FC FPSCs
• Manufacturer: LATTICE [Lattice Semiconductor]

Lattice Semiconductor
• FMPU_SYNMODE_B = 11111111 (Register Location 30911)
To enable/disable multi-channel alignment of individual channels within a multi-channel alignment group:
• FMPU_STR_EN_xx = 1 enabled
• FMPU_STR_EN_xx = 0 disabled
• (Register Location 30810 and 30910, where xx is one of AC, AD, BC or BD.)
To resynchronize a multichannel alignment group set the following bit to zero, and then set it to one.
• FMPU_RESYNC4 for four channels, AC, AD, BC and BD. (Register Location 30A02, bit 2)
• FMPU_RESYNC2A for dual channels, AC and AD. (Register Location 30820, bit 5)
• FMPU_RESYNC2B for block channels, BC and BD. (Register Location 30920, bit 5)
To resynchronize an independent channel (resetting the write and the read pointer of the FIFO) set the following bit
to zero, and then set it to one.
FMPU_RESYNC1_xx (Register Locations 30820 and 30920, bits 2 and 3, where xx is one of AC, AD, BC or BD).
ORT82G5 Configuration
Register settings for multi-channel alignment are shown in Table 7.
Table 7. Multi-channel Alignment Modes
To align all eight channels:
• FMPU_SYNMODE_A[A:D] = 11
• FMPU_SYNMODE_B[A:D] = 11
To align all four channels in SERDES A:
• FMPU_SYNMODE_A[A:D] = 01
To align two channels in SERDES A:
• FMPU_SYNMODE_A[A:B] = 10 for channel AA and AB
• FMPU_SYNMODE_A[C:D] = 10 for channel AC and AD
A similar alignment can be defined for SERDES B.
To enable/disable synchronization signal of individual channel within a multi-channel alignment group:
• FMPU_STR_EN_xx = 1 enabled
• FMPU_STR_EN_xx = 0 disabled
where xx is one of A[A:D] and B[A:D].
To resynchronize a multi-channel alignment group set the following bit to zero, and then set it to one:
• FMPU_RESYNC8 for eight channel A[A:D] and B[A:D]
• FMPU_RESYNC4A for quad channel A[A:D]
• FMPU_RESYNC2A1 for twin channel A[A:B]
Note: Where xx is one of A[A:D] and B[A:D].
FMPU_SYNMODE_xx[0:1]
Register Bits
00
10
01
11
31
No multi-channel alignment.
Twin channel alignment.
Quad channel alignment.
Eight channel alignment.
ORCA ORT42G5 and ORT82G5 Data Sheet
Mode