XC3S100E-4CP132GI XILINX [Xilinx, Inc], XC3S100E-4CP132GI Datasheet - Page 91
![no-image](/images/no-image-200.jpg)
XC3S100E-4CP132GI
Manufacturer Part Number
XC3S100E-4CP132GI
Description
Spartan-3E FPGA Family: Complete Data Sheet
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XC3S100E-4CP132GI.pdf
(231 pages)
- Current page: 91 of 231
- Download datasheet (5Mb)
The address, data, and LDC1 (OE#) and HDC (WE#) con-
trol signals are common to all parallel peripherals. Connect
the chip-select input on each additional peripheral to one of
the FPGA user I/O pins. If HSWAP = 0 during configuration,
the FPGA holds the chip-select line High via an internal
pull-up resistor. If HSWAP = 1, connect the select line to
+3.3V via an external 4.7 kΩ pull-up resistor to avoid spuri-
ous read or write operations. After configuration, drive the
select line Low to select the desired peripheral. Refer to the
individual peripheral data sheet for specific interface and
communication protocol requirements.
The FPGA optionally supports a 16-bit peripheral interface
by driving the LDC2 (BYTE#) control pin High after configu-
ration. See
additional information.
The FPGA provides up to 24 address lines during configu-
ration, addressing up to 128 Mbits (16 Mbytes). If using a
larger parallel PROM, connect the upper address lines to
FPGA user I/O. During configuration, the upper address
lines will be pulled High if HSWAP = 0. Otherwise, use
external pull-up or pull-down resistors on these address
lines to define their values during configuration.
Precautions Using x8/x16 Flash PROMs
only. Many higher-density Flash PROMs support both
byte-wide (x8) and halfword-wide (x16) data paths and
include a mode input called BYTE# that switches between
x8 or x16. During configuration, Spartan-3E FPGAs only
support byte-wide data. However, after configuration, the
Table 62: FPGA Connections to Flash PROM with IO15/A-1 Pin
DS312-2 (v3.4) November 9, 2006
Product Specification
D
LDC2
LDC1
LDC0
HDC
A[23:1]
A0
D[7:0]
User I/O
FPGA Pin
Most low- to mid-density PROMs are byte-wide (x8)
Precautions Using x8/x16 Flash PROMs
R
BYTE#
OE#
CS#
WE#
A[n:0]
IO15/A-1
IO[7:0]
Upper data lines IO[14:8] not
required unless used as x16 Flash
interface after configuration
Connection to Flash PROM with
IO15/A-1 Pin
x8 Flash PROM Interface After
Drive LDC2 Low or leave
unconnected and tie PROM
BYTE# input to GND
Active-Low Flash PROM
output-enable control
Active-Low Flash PROM
chip-select control
Flash PROM write-enable
control
A[n:0]
IO15/A-1 is the least-significant
address input
IO[7:0]
Upper data lines IO[14:8] not
required
www.xilinx.com
for
FPGA Configuration
FPGA supports either x8 or x16 modes. In x16 mode, up to
eight additional user I/O pins are required for the upper data
bits, D[15:8].
Connecting a Spartan-3E FPGA to a x8/x16 Flash PROM is
simple, but does require a precaution. Various Flash PROM
vendors use slightly different interfaces to support both x8
and x16 modes. Some vendors (Intel, Micron, some STMi-
croelectronics devices) use a straightforward interface with
pin naming that matches the FPGA connections. However,
the PROM’s A0 pin is wasted in x16 applications and a sep-
arate FPGA user-I/O pin is required for the D15 data line.
Fortunately, the FPGA A0 pin is still available as a user I/O
after configuration, even though it connects to the Flash
PROM.
Other vendors (AMD, Atmel, Silicon Storage Technology,
some STMicroelectronics devices) use a pin-efficient inter-
face but change the function of one pin, called IO15/A-1,
depending if the PROM is in x8 or x16 mode. In x8 mode,
BYTE# = 0, this pin is the least-significant address line. The
A0 address line selects the halfword location. The A-1
address line selects the byte location. When in x16 mode,
BYTE# = 1, the IO15/A-1 pin becomes the most-significant
data bit, D15 because byte addressing is not required in this
mode. Check to see if the Flash PROM has a pin named
“IO15/A-1” or “DQ15/A-1”. If so, be careful to connect
x8/x16 Flash PROMs correctly, as shown in
remember that the D[14:8] data connections require FPGA
user I/O pins but that the D15 data is already connected for
the FPGA’s A0 pin.
Drive LCD2 High
Active-Low Flash PROM
output-enable control
Active-Low Flash PROM
chip-select control
Flash PROM write-enable control
A[n:0]
IO15/A-1 is the most-significant
data line, IO15
IO[7:0]
IO[14:8]
x16 Flash PROM Interface After
FPGA Configuration
Functional Description
Table
62. Also,
91
Related parts for XC3S100E-4CP132GI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S100E-4TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4TQG144I](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
FIELD PROGRAMMER
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4VQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4TQ144C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-5TQ144C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 657MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4CP132C](/images/no-image3.png)
Part Number:
Description:
Spartan-3E FPGA Family
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
![XC3S100E-5VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4CPG132I](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-5CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-5TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4VQ100I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 100VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4TQ144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 144TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 132-Pin CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C256-6CP132C](/images/no-image3.png)
Part Number:
Description:
CoolRunner-II CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet: