XC3S100E-4CP132GI XILINX [Xilinx, Inc], XC3S100E-4CP132GI Datasheet - Page 161

• Manufacturer Part Number: XC3S100E-4CP132GI
• Description: Spartan-3E FPGA Family: Complete Data Sheet
• Manufacturer: XILINX [Xilinx, Inc]

DS312-4 (v3.4) November 9, 2006
Introduction
This section describes the various pins on a Spartan™-3E
FPGA and how they connect within the supported compo-
nent packages.
Table 123: Types of Pins on Spartan-3E FPGAs
DS312-4 (v3.4) November 9, 2006
Product Specification
Color Code
INPUT
Type /
DUAL
VREF
CLK
I/O
© 2005-2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc.
Unrestricted, general-purpose user-I/O pin. Most pins can be paired together to
form differential I/Os.
Unrestricted, general-purpose input-only pin. This pin does not have an output
structure.
Dual-purpose pin used in some configuration modes during the configuration
process and then usually available as a user I/O after configuration. If the pin is
not used during configuration, this pin behaves as an I/O-type pin. Some of the
dual-purpose pins are also shared with bottom-edge global (GCLK) or right-half
(RHCLK) clock inputs. See the
information on these signals.
Dual-purpose pin that is either a user-I/O pin or Input-only pin, or, along with all
other VREF pins in the same bank, provides a reference voltage input for certain
I/O standards. If used for a reference voltage within a bank, all VREF pins within
the bank must be connected.
Either a user-I/O pin or an input to a specific clock buffer driver. Every package
has 16 global clock inputs that optionally clock the entire device. The RHCLK
inputs optionally clock the right-half of the device. The LHCLK inputs optionally
clock the left-half of the device. Some of the clock pins are shared with the
dual-purpose configuration pins and are considered DUAL-type. See the
Clocking Infrastructure
signals.
R
All other trademarks are the property of their respective owners.
section in Module 2 for additional information on these
Configuration
Description
232
www.xilinx.com
0
section in Module 2 for additional
Spartan-3E FPGA Family:
Pinout Descriptions
Product Specification
Pin Types
Most pins on a Spartan-3E FPGA are general-purpose,
user-defined I/O pins. There are, however, up to 11 different
functional types of pins on Spartan-3E packages, as out-
lined in
low, the individual pins are color-coded according to pin
type as in the table.
Table
123. In the package footprint drawings that fol-
IO
IO_Lxxy_#
IP
IP_Lxxy_#
M[2:0]
HSWAP
CCLK
MOSI/CSI_B
D[7:1]
D0/DIN
CSO_B
RDWR_B
BUSY/DOUT
INIT_B
A[23:20]
A19/VS2
A18/VS1
A17/VS0
A[16:0]
LDC[2:0]
HDC
IP/VREF_#
IP_Lxx_#/VREF_#
IO/VREF_#
IO_Lxx_#/VREF_#
IO_Lxx_#/GCLK[15:2],
IP_Lxx_#/GCLK[1:0],
IO_Lxx_#/LHCLK[7:0],
IO_Lxx_#/RHCLK[7:0]
Pin Name(s) in Type
161