XC3S100E-4CP132GI XILINX [Xilinx, Inc], XC3S100E-4CP132GI Datasheet - Page 115

• Manufacturer Part Number: XC3S100E-4CP132GI
• Description: Spartan-3E FPGA Family: Complete Data Sheet
• Manufacturer: XILINX [Xilinx, Inc]

Revision History
The following table shows the revision history for this document.
DS312-2 (v3.4) November 9, 2006
Product Specification
03/01/05
03/21/05
11/23/05
03/22/06
04/10/06
05/19/06
05/30/06
Date
R
Version
3.2.1
1.0
1.1
2.0
3.0
3.1
3.2
Initial Xilinx release.
Updated
Updated values of
configuration bitstream sizes for XC3S250E through XC3S1600E in
Table
Limitations when Reprogramming via JTAG if FPGA Set for BPI
0 limitations when
Interaction
(PS)
Added
M[2:0], and VS[2:0] Pins
vendors in
‘D’-series DataFlash. Updated the
Power-On Precautions if PROM Supply is Last in
BPI Mode Interaction with Right and Bottom Edge Global Clock Inputs
configuration mode topic. Updated and amplified
Production Stepping
Upgraded data sheet status to Preliminary. Updated
clarification that Input-only pins also have
about address setup and hold requirements to
differences between ISE 8.1i, Service Pack 3 and earlier software to
VARIABLE Phase Shift
Connections
behavior to
resistors unaffected by HSWAP in
XC3S1600E in
SPI PROMs can be used in Commercial temperature range applications in
Updated
MultiBoot Option
Daisy-Chaining
Pumps or Free-Running
Table
Updated
electrical connectivity and corrected left- and right-edge DCM coordinates. Updated
Table
Corrected the coordinate locations for the associated BUFGMUX primitives in
Updated
Made further clarifying changes to
to DCMs. Added Atmel AT45DBxxxD-series DataFlash serial PROMs to
intermediate FPGAs in a BPI-mode, multi-FPGA configuration daisy-chain must be from either the
Spartan-3E or the Virtex-5 FPGA families (see BPI Daisy-Chaining). Added
to Communicate to a Configured FPGA
Clarified which Spartan-3E FPGA product options support the Readback feature, shown in
Corrected various typos and incorrect links.
portion. Corrected and enhanced the clock infrastructure diagram in
59. Added
70. Updated
31, and
CCLK Design Considerations
Figure
Figure
JTAG User ID
Table 41
Table 52
Pin Behavior During
section. Updated
Table 32
and
Table
45. Modified title on
56. Updated
DLL Performance Differences Between
section. Updated JTAG revision codes in
to show that the I0-input is the preferred connection to a BUFGMUX.
Daisy-Chaining
On-Chip Differential Termination
Clock
section. Added design note about BPI daisy-chaining software support to BPI
Software Version
and
44,
section.
to show the specific clock line driven by the associated BUFGMUX primitive.
information. Clarified Note 1,
Table
Mode. Added message about using GCLK1 in
www.xilinx.com
Table
Inputs. Updated
section. Added Spansion, Winbond, and Macronix to list of SPI Flash
Oscillators. Updated information on production stepping differences in
Dynamically Loading Multiple Configuration Images Using
Digital Clock Managers (DCMs)
55. Clarified that SPI mode configuration supports Atmel ‘C’- and
50,
Configuration. Highlighted which pins have configuration pull-up
Table
Figure
Programming Support
Table
in SPI configuration mode. Added
Table 39
Requirements.
section. Added
45. Updated bitstream image sizes for the XC3S1200E and
56, and
46, showing both direct inputs to BUFGMUX primitives and
Pull-Up and Pull-Down
Design. Minor updates to
Figure
Revision
and
Block
Powering Spartan-3E FPGAs
Table
45. Added additional information on HSWAP
Table
Input Delay Functions
Sequence,
RAM. Added warning message about software
Figure
resistors. Updated
Design Considerations for the HSWAP,
59. Clarified that ‘B’-series Atmel DataFlash
44.
Table
Steppings. Added
section for SPI Flash PROMs. Added
5. Clarified that
section, especially
66. Added
Compatible Flash
Resistors. Added design note
Table
Configuration. Added Stepping
FIXED Phase Shift Mode
Figure 67
Multiplier/Block RAM
DLL Clock Input
Table
44,
Table
Figure 45
Functional Description
Table 52
No Internal Charge
sections to BPI
Figure 45
Table
and
Using JTAG Interface
Table 31
52. Added details that
Stepping 0
and
7. Updated
section. Added
Figure
50,
Phase Shifter
Figure
and
Table
Families, and
and
and
Table
shows
Table
6. Added
Figure
30,
Table
68.
Table
56, and
41.
and
54.
32.
67.
115