XC3S100E-4CP132GI XILINX [Xilinx, Inc], XC3S100E-4CP132GI Datasheet - Page 16

• Manufacturer Part Number: XC3S100E-4CP132GI
• Description: Spartan-3E FPGA Family: Complete Data Sheet
• Manufacturer: XILINX [Xilinx, Inc]

Functional Description
Table 6: Single-Ended IOSTANDARD Bank Compatibility (Continued)
Table 7: Differential IOSTANDARD Bank Compatibility
HSTL and SSTL inputs use the Reference Voltage (V
bias the input-switching threshold. Once a configuration
data file is loaded into the FPGA that calls for the I/Os of a
given bank to use HSTL/SSTL, a few specifically reserved
I/O pins on the same bank automatically convert to V
inputs. For banks that do not contain HSTL or SSTL, V
pins remain available for user I/Os or input pins.
16
Notes:
1.
Notes:
1.
HSTL_III_18
SSTL18_I
SSTL2_I
LVDS_25
RSDS_25
MINI_LVDS_25
LVPECL_25
BLVDS_25
DIFF_HSTL_I_18
DIFF_HSTL_III_18
DIFF_SSTL18_I
DIFF_SSTL2_I
IOSTANDARD
Single-Ended
IOSTANDARD
N/R - Not required for input operation.
Each bank can support any two of the following: LVDS_25 outputs, MINI_LVDS_25 outputs, RSDS_25 outputs.
Differential
1.2V
Output
Output
Output
Input,
Input,
Input,
-
-
-
Input
Input
Input
Input
Input
Input
1.8V
1.5V
On-chip Differential Termination,
On-chip Differential Termination,
On-chip Differential Termination,
V
CCO
-
-
-
Supply/Compatibility
V
CCO
Output
Output
Input/
Input/
1.8V
Output
Output
Output
Output
Output
Input,
Input,
Input,
Input,
Input,
Input
Input
Input
Input
2.5V
-
Supply
REF
www.xilinx.com
REF
REF
) to
Output
Input/
Input
Input
2.5V
Differential standards employ a pair of signals, one the
opposite polarity of the other. The noise canceling proper-
ties (for example, Common-Mode Rejection) of these stan-
dards permit exceptionally high data transfer rates. This
subsection introduces the differential signaling capabilities
of Spartan-3E devices.
Each device-package combination designates specific I/O
pairs specially optimized to support differential standards.
Input
Input
Input
3.3V
Input
Input
Input
Input
Input
Input
Input
Input
Input
3.3V
V
Requirements:
REF
for these I/O
standards
V
1.25
is not used
Input
V
1.1
0.9
DS312-2 (v3.4) November 9, 2006
REF
Input Requirements
REF
Product Specification
restrictions might
Bank Restriction
Differential Bank
(other I/O bank
Voltage (V
No Differential
Termination
Outputs Only
Outputs Only
Outputs Only
Restriction
Applies to
Applies to
Applies to
Board
apply)
1.25
1.8
0.9
TT
(1)
)
R