XC3S100E-4CP132GI XILINX [Xilinx, Inc], XC3S100E-4CP132GI Datasheet - Page 103
![no-image](/images/no-image-200.jpg)
XC3S100E-4CP132GI
Manufacturer Part Number
XC3S100E-4CP132GI
Description
Spartan-3E FPGA Family: Complete Data Sheet
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XC3S100E-4CP132GI.pdf
(231 pages)
- Current page: 103 of 231
- Download datasheet (5Mb)
(4 Gbits), roughly equivalent to a daisy-chain with 720
XC3S1600E FPGAs. This is a limit only for serial
daisy-chains where configuration data is passed via the
FPGA’s DOUT pin. There is no such limit for JTAG chains.
Configuration Sequence
The Spartan-3E configuration process is three-stage pro-
cess that begins after the FPGA powers on (a POR event)
or after the PROG_B input is asserted. Power-On Reset
(POR) occurs after the V
2 supplies reach their respective input threshold levels.
After either a POR or PROG_B event, the three-stage con-
figuration process begins.
1. The FPGA clears (initializes) the internal configuration
2. Configuration data is loaded into the internal memory.
3. The user-application is activated by a start-up process.
Figure 66
configuration logic, showing the interaction of different
device inputs and Bitstream Generator (BitGen) options. A
flow diagram for the configuration sequence of the Serial
and Parallel modes appears in
the Boundary-Scan or JTAG configuration sequence.
DS312-2 (v3.4) November 9, 2006
Product Specification
memory.
is a generalized block diagram of the Spartan-3E
R
CCINT
, V
Figure
CCAUX
67.
, and the V
Figure 68
CCO
shows
www.xilinx.com
Bank
Initialization
Configuration automatically begins after power-on or after
asserting the FPGA PROG_B pin, unless delayed using the
FPGA’s INIT_B pin. The FPGA holds the open-drain INIT_B
signal Low while it clears its internal configuration memory.
Externally holding the INIT_B pin Low forces the configura-
tion sequencer to wait until INIT_B again goes High.
The FPGA signals when the memory-clearing phase is
complete by releasing the open-drain INIT_B pin, allowing
the pin to go High via the external pull-up resistor to
VCCO_2.
Loading Configuration Data
After initialization, configuration data is written to the
FPGA’s internal memory. The FPGA holds the Global
Set/Reset (GSR) signal active throughout configuration,
holding all FPGA flip-flops in a reset state. The FPGA sig-
nals when the entire configuration process completes by
releasing the DONE pin, allowing it to go High.
The FPGA configuration sequence can also be initiated by
asserting PROG_B. Once released, the FPGA begins
clearing its internal configuration memory, and progresses
through the remainder of the configuration process.
Functional Description
103
Related parts for XC3S100E-4CP132GI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S100E-4TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4TQG144I](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
FIELD PROGRAMMER
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4VQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4TQ144C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-5TQ144C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 657MHz 90nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4CP132C](/images/no-image3.png)
Part Number:
Description:
Spartan-3E FPGA Family
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet:
![XC3S100E-5VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4CPG132I](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-5CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-5TQG144C](/photos/6/70/67094/144tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 100K 144-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4VQ100I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 100VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4TQ144I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 144TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S100E-4CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 100K Gates 2160 Cells 572MHz 90nm (CMOS) Technology 1.2V 132-Pin CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C256-6CP132C](/images/no-image3.png)
Part Number:
Description:
CoolRunner-II CPLD
Manufacturer:
XILINX [Xilinx, Inc]
Datasheet: