STEVAL-ISB005V1 STMicroelectronics, STEVAL-ISB005V1 Datasheet - Page 65

BOARD EVAL CHARGER ST7260/L6924D

STEVAL-ISB005V1

Manufacturer Part Number
STEVAL-ISB005V1
Description
BOARD EVAL CHARGER ST7260/L6924D
Manufacturer
STMicroelectronics
Type
Battery Managementr
Datasheets

Specifications of STEVAL-ISB005V1

Main Purpose
Power Management, Battery Charger
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
L6924, ST72F63BK6M1
Primary Attributes
1 Cell- Li-Ion / Li-Pol, 5 V (USB Input)
Secondary Attributes
Powered by Wall Adaptor Also, LED Status Indicators
Input Voltage
5 V
Product
Power Management Modules
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
L6924D, ST7260
Other names
497-8428

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STEVAL-ISB005V1
Manufacturer:
STMicroelectronics
Quantity:
1
ST7260xx
Table 32.
Control/Status Register (CSR)
Table 33.
CSR
Bit
3:2 CC[1:0]
Bit Name
M
7
5
4
1
0
ICF1
RO
7
EXEDG
ICF1
IEDG2
Name
PWM
OPM
Input Capture Flag 1
CR2 register description (continued)
CSR register description
OCF1
One Pulse Mode
Pulse Width Modulation
Clock Control
Input Edge 2
External Clock Edge
0: No Input Capture (reset value).
1: An Input Capture has occurred on the ICAP1 pin or the counter has reached the
OC2R value in PWM mode. To clear this bit, first read the SR register, then read or
write the low byte of the IC1R (IC1LR) register.
RO
0: One Pulse mode is not active.
1: One Pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the
OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the
generated pulse depends on the contents of the OC1R register.
0: PWM mode is not active.
1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the
length of the pulse depends on the value of OC1R register; the period depends on
the value of OC2R register.
The timer clock mode depends on these bits.
00: Timer clock = f
01: Timer clock = f
10: Timer clock = f
11: Timer clock = external clock (where available)
Note: If the external clock pin is not available, programming the external clock
configuration stops the counter.
This bit determines which type of level transition on the ICAP2 pin will trigger the
capture.
0: A falling edge triggers the capture.
1: A rising edge triggers the capture.
This bit determines which type of level transition on the external clock pin EXTCLK
will trigger the counter register.
0: A falling edge triggers the counter register.
1: A rising edge triggers the counter register.
6
TOF
RO
5
CPU
CPU
CPU
/4
/2
/8
ICF2
RO
4
Function
Function
OCF2
RO
3
TIMD
R/W
2
Reset value: xxxx x0xx (xxh)
Watchdog timer (WDG)
1
Reserved
-
0
65/139

Related parts for STEVAL-ISB005V1