ATAVRDISPLAYX Atmel, ATAVRDISPLAYX Datasheet - Page 215

• Manufacturer Part Number: ATAVRDISPLAYX
• Description: KIT EVAL XMEGA DISPLAY
• Manufacturer: Atmel

Specifications of ATAVRDISPLAYX

• Main Purpose: *
• Embedded: *
• Utilized Ic / Part: *
• Primary Attributes: *
• Secondary Attributes: *
• Silicon Manufacturer: Atmel
• Silicon Family Name: ATxmega
• Kit Contents: Board
• Features: Temperature Sensor, Mono Speaker Via Audio Amplifier
• Svhc: No SVHC (15-Dec-2010)
• Core Architecture: AVR
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

19.6
Figure 19-13. TWI Slave Operation
19.6.1
8077H–AVR–12/09
S1
S2
SW
Sn
Driver software
The master provides data
on the bus
Slave provides data on
the bus
Diagram connections
TWI Slave Operation
Receiving Address Packets
S3
S
ADDRESS
since arbitration can be lost during the transmission. If a collision is detected the master looses
arbitration and the Arbitration Lost flag is set.
The TWI slave is byte-oriented with optional interrupts after each byte. There are separate slave
Data Interrupt and Address/Stop Interrupt. Interrupt flags can also be used for polled operation.
There are dedicated status flags for indicating ACK/NACK received, clock hold, collision, bus
error and read/write direction.
When an interrupt flag is set, the SCL line is forced low. This will give the slave time to respond
or handle any data, and will in most cases require software interaction.
TWI slave operation. The diamond shapes symbols (SW) indicate where software interaction is
required.
The number of interrupts generated is kept at a minimum by automatic handling of most condi-
tions. Quick Command can be enabled to auto trigger operations and reduce software
complexity.
Promiscuous Mode can be enabled to allow the slave to respond to all received addresses.
When the TWI slave is properly configured, it will wait for a START condition to be detected.
When this happens, the successive address byte will be received and checked by the address
match logic, and the slave will ACK the correct address. If the received address is not a match,
the slave will not acknowledge the address and wait for a new START condition.
The slave Address/Stop Interrupt Flag is set when a START condition succeeded by a valid
address packet is detected. A general call address will also set the interrupt flag.
A START condition immediately followed by a STOP condition, is an illegal operation and the
Bus Error flag is set.
Condition Enabled
Interrupt on STOP
SLAVE ADDRESS INTERRUPT
Collision
(SMBus)
W
R
SW
SW
SW
SW
Release
Hold
A/A
A
A
A
S1
S1
S1
Sr
P
S2
S3
DATA
SLAVE DATA INTERRUPT
SW
SW
A/A
Figure
Sr
P
XMEGA A
S2
S3
19-13. shows the
DATA
A/A
215