C8051F962-A-GM Silicon Labs, C8051F962-A-GM Datasheet - Page 364

no-image

C8051F962-A-GM

Manufacturer Part Number
C8051F962-A-GM
Description
8-bit Microcontrollers - MCU 128KB, DC-DC, AES DQFN76
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F962-A-GM

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
128 KB
Data Ram Size
8448 B
On-chip Adc
Yes
Operating Supply Voltage
2.5 V to 3.3 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
DQFN-76
Mounting Style
SMD/SMT
Number Of Programmable I/os
57
Number Of Timers
4
C8051F96x
SFR Definition 27.8. P0: Port0
SFR Page = All Pages; SFR Address = 0x80; Bit-Addressable
SFR Definition 27.9. P0SKIP: Port0 Skip
SFR Page= 0x0; SFR Address = 0xD4
364
Name
Reset
Name
Reset
7:0
Type
Type
Bit
Bit
Bit
7:0
Bit
P0SKIP[7:0] Port 0 Crossbar Skip Enable Bits.
Name
P0[7:0]
Name
7
1
7
0
Port 0 Data.
Sets the Port latch logic
value or reads the Port pin
logic state in Port cells con-
figured for digital I/O.
These bits select Port 0 pins to be skipped by the Crossbar Decoder. Port pins used
for analog, special functions or GPIO should be skipped by the Crossbar.
0: Corresponding P0.n pin is not skipped by the Crossbar.
1: Corresponding P0.n pin is skipped by the Crossbar.
6
1
6
0
Description
5
1
5
0
Rev. 0.5
4
1
4
0
0: Set output latch to logic
LOW.
1: Set output latch to logic
HIGH.
P0SKIP[7:0]
P0[7:0]
R/W
R/W
Function
Write
3
1
3
0
2
1
2
0
0: P0.n Port pin is logic
LOW.
1: P0.n Port pin is logic
HIGH.
1
1
1
0
Read
0
1
0
0

Related parts for C8051F962-A-GM