ATMEGA128-16AU SL383 Atmel, ATMEGA128-16AU SL383 Datasheet - Page 214

• Manufacturer Part Number: ATMEGA128-16AU SL383
• Manufacturer: Atmel

214
ATmega128
Figure 96. Data Transfer in Master Transmitter Mode
A START condition is sent by writing the following value to TWCR:
TWEN must be set to enable the Two-wire Serial Interface, TWSTA must be written to one to
transmit a START condition and TWINT must be written to one to clear the TWINT flag. The TWI
will then test the Two-wire Serial Bus and generate a START condition as soon as the bus
becomes free. After a START condition has been transmitted, the TWINT flag is set by hard-
ware, and the status code in TWSR will be $08 (See
SLA+W must be transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit
should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing
the following value to TWCR:
When SLA+W have been transmitted and an acknowledgment bit has been received, TWINT is
set again and a number of status codes in TWSR are possible. Possible status codes in Master
mode are $18, $20, or $38. The appropriate action to be taken for each of these status codes is
detailed in
When SLA+W has been successfully transmitted, a data packet should be transmitted. This is
done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not,
the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Regis-
ter. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the
transfer. This is accomplished by writing the following value to TWCR:
This scheme is repeated until the last byte has been sent and the transfer is ended by generat-
ing a STOP condition or a repeated START condition. A STOP condition is generated by writing
the following value to TWCR:
A REPEATED START condition is generated by writing the following value to TWCR:
TWCR
value
TWCR
value
TWCR
value
TWCR
value
TWCR
value
SDA
SCL
Table
TWINT
TWINT
TWINT
TWINT
TWINT
1
1
1
1
1
88.
TRANSMITTER
Device 1
MASTER
TWEA
TWEA
TWEA
TWEA
TWEA
X
X
X
X
X
Device 2
RECEIVER
TWSTA
TWSTA
TWSTA
TWSTA
TWSTA
SLAVE
1
0
0
0
1
TWSTO
TWSTO
TWSTO
TWSTO
TWSTO
Device 3
0
0
0
1
0
TWWC
TWWC
TWWC
TWWC
TWWC
X
X
X
X
X
........
Table
TWEN
TWEN
TWEN
TWEN
TWEN
Device n
88). In order to enter MT mode,
1
1
1
1
1
V
CC
–
0
–
0
–
0
–
0
–
0
R1
TWIE
TWIE
TWIE
TWIE
TWIE
R2
2467S–AVR–07/09
X
X
X
X
X