HD64336901G Renesas Technology, HD64336901G Datasheet - Page 271

• Manufacturer Part Number: HD64336901G
• Description: (HD64xxx Series) 16-BIT MICROCONTROLLER
• Manufacturer: Renesas Technology

15.4.4
In slave transmit mode, the slave device outputs the transmit data, while the master device outputs
the receive clock and returns an acknowledge signal. For slave transmit mode operation timing,
refer to figures 15.9 and 15.10.
The transmission procedure and operations in slave transmit mode are described below.
1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0
2. When the slave address matches in the first frame following detection of the start condition,
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1,
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
5. Clear TDRE.
Slave receive mode
(Master output)
bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive
mode, and wait until the slave address matches.
the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th
clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS and ICSR bits in ICCR1 are
set to 1, and the mode changes to slave transmit mode automatically. The continuous
transmission is performed by writing transmit data to ICDRT every time TDRE is set.
with TDRE = 1. When TEND is set, clear TEND.
(Master output)
(Slave output)
(Slave output)
processing
ICDRS
ICDRR
ICDRT
TDRE
TEND
SCL
SDA
SDA
User
SCL
TRS
Slave Transmit Operation
[2] Write data to ICDRT (data 1)
Figure 15.9 Slave Transmit Mode Operation Timing (1)
A
9
Slave transmit mode
Bit 7
1
Data 1
Bit 6
Data 1
2
[2] Write data to ICDRT (data 2)
Bit 5
3
Bit 4
4
Bit 3
5
Bit 2
Rev. 1.00, 11/03, page 243 of 376
6
Bit 1
7
[2] Write data to ICDRT (data 3)
Bit 0
8
Data 2
9
A
Data 2
Bit 7
1
Data 3