HD64336901G Renesas Technology, HD64336901G Datasheet - Page 267
HD64336901G
Manufacturer Part Number
HD64336901G
Description
(HD64xxx Series) 16-BIT MICROCONTROLLER
Manufacturer
Renesas Technology
Datasheet
1.HD64336901G.pdf
(408 pages)
- Current page: 267 of 408
- Download datasheet (3Mb)
15.4.2
In master transmit mode, the master device outputs the transmit clock and transmit data, and the
slave device returns an acknowledge signal. For master transmit mode operation timing, refer to
figures 15.5 and 15.6. The transmission procedure and operations in master transmit mode are
described below.
1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0
2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1
5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last
7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.
bits in ICCR1 to 1. (Initial setting)
ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV
instruction. (Start condition issued) This generates the start condition.
show the slave address and R/W) to ICDRT. At this time, TDRE is automatically cleared to 0,
and data is transferred from ICDRT to ICDRS. TDRE is set again.
at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the
slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1,
the slave device has not been acknowledged, so issue the stop condition. To issue the stop
condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the
transmit data is prepared or the stop condition is issued.
byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the
receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or
NACKF.
Master Transmit Operation
Rev. 1.00, 11/03, page 239 of 376
Related parts for HD64336901G
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
(HD64 Series) Hitachi Single-Chip Microcomputer
Manufacturer:
Hitachi Semiconductor
Datasheet:
Part Number:
Description:
Renesas Technology Corp [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
Manufacturer:
Renesas Electronics Corporation.
Datasheet:
Part Number:
Description:
Renesas MCU
Manufacturer:
Renesas Technology / Hitachi Semiconductor
Datasheet:
Part Number:
Description:
Renesas MCU
Manufacturer:
Renesas Technology / Hitachi Semiconductor
Datasheet:
Part Number:
Description:
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer:
RENESAS [Renesas Technology Corp]
Datasheet:
Part Number:
Description:
Silicon P Channel Power MOS FET High Speed Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon P Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon P Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon P Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon N Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon N Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon N Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon N Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet:
Part Number:
Description:
Silicon N Channel Power MOS FET Power Switching
Manufacturer:
Renesas Technology
Datasheet: