PIC18F25J50 MICROCHIP [Microchip Technology], PIC18F25J50 Datasheet - Page 111

no-image

PIC18F25J50

Manufacturer Part Number
PIC18F25J50
Description
28/44-Pin, Low-Power, High-Performance USB Microcontrollers with nanoWatt XLP Technology
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F25J50-I/SO
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50-I/SP
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50-I/SS
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50T-I/SO
Manufacturer:
MICROCHIP
Quantity:
1 001
Part Number:
PIC18F25J50T-I/SS
Manufacturer:
MICROCHIP
Quantity:
1 001
7.5.2
The PIC18F46J50 family of devices has a feature that
allows programming a single word (two bytes). This
feature is enabled when the WPROG bit is set. If the
memory location is already erased, the following
sequence is required to enable this feature:
1.
2.
EXAMPLE 7-4:
 2011 Microchip Technology Inc.
PROGRAM_MEMORY
Load the Table Pointer register with the address
of the data to be written. (It must be an even
address.)
Write the 2 bytes into the holding registers by
performing table writes. (Do not post-increment
Required
Sequence
FLASH PROGRAM MEMORY WRITE
SEQUENCE (WORD
PROGRAMMING)
MOVLW
MOVWF
MOVLW
MOVWF
MOVLW
MOVWF
MOVLW
MOVWF
TBLWT*+
MOVLW
MOVWF
TBLWT*
BSF
BSF
BCF
MOVLW
MOVWF
MOVLW
MOVWF
BSF
BSF
BCF
BCF
SINGLE-WORD WRITE TO FLASH PROGRAM MEMORY
CODE_ADDR_UPPER
TBLPTRU
CODE_ADDR_HIGH
TBLPTRH
CODE_ADDR_LOW
TBLPTRL
DATA0
TABLAT
DATA1
TABLAT
EECON1, WPROG
EECON1, WREN
INTCON, GIE
0x55
EECON2
0xAA
EECON2
EECON1, WR
INTCON, GIE
EECON1, WPROG
EECON1, WREN
; Load TBLPTR with the base address
; The table pointer must be loaded with an even
; LSB of word to be written
; MSB of word to be written
; The last table write must not increment the table
; enable single word write
; enable write to memory
; disable interrupts
; write 0x55
; write 0xAA
; start program (CPU stall)
; re-enable interrupts
; disable single word write
; disable write to memory
address
pointer! The table pointer needs to point to the
MSB before starting the write operation.
PIC18F46J50 FAMILY
3.
4.
5.
6.
7.
8.
9.
on the second table write.)
Set the WREN bit (EECON1<2>) to enable
writes and the WPROG bit (EECON1<5>) to
select Word Write mode.
Disable interrupts.
Write 0x55 to EECON2.
Write 0xAA to EECON2.
Set the WR bit; this will begin the write cycle.
The CPU will stall for the duration of the write for
T
Re-enable interrupts.
IW
(see Parameter D133A).
DS39931D-page 111

Related parts for PIC18F25J50