h8s-2646 Renesas Electronics Corporation., h8s-2646 Datasheet - Page 116

no-image

h8s-2646

Manufacturer Part Number
h8s-2646
Description
Renesas 16-bit Single-chip Microcomputer H8s Family/h8s/2600 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
Section 4 Exception Handling
4.2
4.2.1
A reset has the highest exception priority.
When the RES pin goes low, all current operations are stopped, and this LSI enters reset state. A
reset initializes the internal state of the CPU and the registers of on-chip supporting modules.
Immediately after a reset, interrupt control mode 0 is set.
When the RES pin goes from low to high, reset exception handling starts.
The H8S/2646 Group can also be reset by overflow of the watchdog timer. For details see section
12, Watchdog Timer.
4.2.2
This LSI enters reset state when the RES pin goes low.
To ensure that this LSI is reset, hold the RES pin low for at least 20 ms at power-up. To reset
during operation, hold the RES pin low for at least 20 states.
When the RES pin goes high after being held low for the necessary time, this LSI starts reset
exception handling as follows.
1. The internal state of the CPU and the registers of the on-chip supporting modules are
2. The reset exception handling vector address is read and transferred to the PC, and program
Figures 4.2 and 4.3 show examples of the reset sequence.
Rev. 5.00 Sep 22, 2005 page 90 of 1136
REJ09B0257-0500
initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CCR.
execution starts from the address indicated by the PC.
Reset
Overview
Reset Sequence

Related parts for h8s-2646