or3l165b Lattice Semiconductor Corp., or3l165b Datasheet - Page 14

• Manufacturer Part Number: or3l165b
• Description: Orca Or3lxxxb Series Field-programmable Gate Arrays
• Manufacturer: Lattice Semiconductor Corp.

ORCA OR3LxxxB Series FPGAs
Timing Characteristics
Table 6. Sequential PFU Timing Characteristics
OR3LxxB Commercial: V
to 3.6 V, V
* Four-input variables’ (K
Note: The table shows worst-case delays. ORCA Foundry reports the delays for individual paths within a group of paths representing the
14
Input Requirements
Output Characteristics
SWL2F5_SET
SWL3F5_SET
CINDIR_HLD
CINDIR_SET
CLKH_MPW
LTCHD_DEL
CLKL_MPW
GSR_MPW
SWL2_SET
SWL3_SET
LSR_MPW
LTCH_DEL
GSR_DEL
REG_DEL
same timing parameter and may accurately report delays that are less than those listed.
CE1_SET
CE2_SET
LSR_SET
CE1_HLD
CE2_HLD
LSR_HLD
SEL_HLD
LSR_DEL
SEL_SET
DIN_SET
DIN_HLD
Symbol
F4_SET
F5_SET
—
DD
2 = 2.38 V to 2.63 V, –40 °C
Z
Clock Low Time
Clock High Time
Global S/R Pulse Width (GSRN)
Local S/R Pulse Width
Combinatorial Setup Times (T
Combinatorial Hold Times (T
Sequential Delays (T
[3:0]) setup times are valid for LUTs in both F4 (four-input LUT) and F5 (five-input LUT) modes.
Global S/R to PFU Out (GSRN to Q[7:0], REGCOUT)
Clock to PFU Out—Register (CLK to Q[7:0], REG-
Clock to PFU Out—Latch (CLK to Q[7:0])
Transparent Latch (DIN[7:0] to Q[7:0])
Data In (DIN[7:0] from CLK)
Carry-in from Clock, DIRECT to REGCOUT (CIN from
Clock Enable (CE from CLK)
Clock Enable from Clock (ASWE from CLK)
Local Set/Reset from Clock (sync) (LSR from CLK)
Data Select from Clock (SEL from CLK)
All Others
Four-input Variables to Clock (Kz[3:0] to CLK)*
Five-input Variables to Clock (F5[A:D] to CLK)
Data In to Clock (DIN[7:0] to CLK)
Carry-in to Clock, DIRECT to REGCOUT (CIN to CLK)
Clock Enable to Clock (CE to CLK)
Clock Enable to Clock (ASWE to CLK)
Local Set/Reset to Clock (SYNC) (LSR to CLK)
Data Select to Clock (SEL to CLK)
Two-level LUT to Clock (Kz[3:0] to CLK w/feedbk)*
Two-level LUT to Clock (F5[A:D] to CLK w/feedbk)
Three-level LUT to Clock (Kz[3:0] to CLK w/feedbk)*
Three-level LUT to Clock (F5[A:D] to CLK w/feedbk)
Local S/R (async) to PFU Out (LSR to Q[7:0], REG-
V
V
CLK)
COUT)
COUT)
DD
DD
DD
= min, V
= min, V
= 3.0 V to 3.6 V, V
(continued)
DD
DD
2 = min):
2 = min):
<
J
Parameter
= +85 °C,
T
A
DD
<
+85 °C.
2 = 2.38 V to 2.63 V, 0 °C
J
J
= all, V
= +85 °C,
DD
= all):
<
T
A
1.00
0.76
1.00
1.00
0.90
0.51
0.21
0.68
1.41
1.11
0.69
0.64
1.79
1.46
3.06
2.67
Min Max Min Max
0.0
0.0
0.0
0.0
0.0
0.0
0.0
—
—
—
—
—
<
70 °C; Industrial: V
-7
2.82
2.21
1.22
1.30
1.43
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.87
0.66
0.87
0.87
0.78
0.44
0.18
0.59
1.23
0.97
0.60
0.55
1.55
1.27
2.66
2.32
0.0
0.0
0.0
0.0
0.0
0.0
0.0
Lattice Semiconductor
—
—
—
—
—
Data Addendum
-8
2.46
1.92
1.06
1.13
1.25
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
March 2002
DD
= 3.0 V
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns