gc80c520a CORERIVER Semiconductor, gc80c520a Datasheet - Page 108

no-image

gc80c520a

Manufacturer Part Number
gc80c520a
Description
Midas1.0 Family Mask Rom/eprom/romless 8-bit Turbo Microcontrollers
Manufacturer
CORERIVER Semiconductor
Datasheet
DEC
DEC A
DEC Rn
Description:
Operation:
Operation:
Encoding:
Encoding:
byte
Function:
Example:
Cycles:
Cycles:
Bytes:
Bytes:
Decrement
The
0FFh.
No flags are affected. Four operand addressing modes are allowed: accumulator,
register, direct or register-indirect.
Note: When this instruction is used to modify an
original port data will be read from the output data latch, not the input pins.
Register 0 contains 7Fh (01111111b). Internal RAM locations 7Eh and 7Fh contain 00h
and 40h, respectively. The instruction sequence
DEC @R0
DEC R0
DEC @R0
will leave register 0 set to 7Eh and internal RAM locations7Eh and 7Fh set to 0FFh and
3Fh.
1
1
DEC
(A)
1
1
DEC
(Rn)
0
0
Preliminary
variable indicated is decremented by 1. An original value of 00h will underflow to
0
0
(A) – 1
(Rn) – 1
0
0
1
1
0 1 0 0
1
Page 108 of 187
r
r
r
output port, the value used as the
Instruction Set

Related parts for gc80c520a