cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 513

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
Revision 0.8
5.20 GEODELINK CONTROL PROCESSOR REGISTER DESCRIPTIONS
The GeodeLink Control Processor’s (GLPC) register set
consists of:
• Standard GeodeLink Device MSRs
• GLCP Specific MSRs
The MSRs (both Standard and GLPC Specific) are
accessed via the RDMSR and WRMSR processor instruc-
5170000Ah
5170000Bh
5170000Ch
5170000Dh
5170000Eh
51700000h
51700001h
51700002h
51700003h
51700004h
51700005h
51700008h
51700009h
5170000Fh
51700010h
51700011h
51700012h
51700013h
51700014h
51700015h
51700016h
51700017h
Address
Address
MSR
MSR
Type
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
Register
GeodeLink Device Capabilities MSR
(GLCP_GLD_MSR_CAP)
GeodeLink Device Master Configuration MSR
(GLCP_GLD_MSR_CONFIG)
GeodeLink Device SMI MSR
(GLCP_GLD_MSR_SMI)
GeodeLink Device Error MSR
(GLCP_GLD_MSR_ERROR)
GeodeLink Device Power Management MSR
(GLCP_GLD_MSR_PM)
GeodeLink Device Diagnostic MSR
(GLCP_GLD_MSR_DIAG)
Register
GLCP Clock Disable Delay Value
(GLCP_CLK_DIS_DELAY)
GLCP Clock Mask for Sleep Request
(GLCP_PMCLKDISABLE)
GLCP Fabrication (GLCP_FAB)
GLCP Global Power Management Control
(GLCP_GLB_PM)
GLCP Debug Output from Chip (GLCP_DBGOUT)
Reserved Registers (GLPC_RSVD)
Software Communication Register
(GLCP_DOWSER)
GLCP Reserved Register (GLPC_RSVD)
GLCP Clock Control (GLCP_CLKOFF)
GLCP Clock Active (GLCP_CLKACTIVE)
GLCP Clock Mask for Debug Clock Stop Action
(GLCP_CLKDISABLE)
GLCP Clock Active Mask for Suspend Acknowledge
(GLCP_CLK4ACK)
GLCP System Reset Control (GLCP_SYS_RST)
Reserved Registers (GLPC_RSVD)
GLCP Debug Clock Control (GLCP_DBGCLKCTL)
Chip Revision ID (GLCP_CHIP_REV_ID)
Table 5-71. Standard GeodeLink Device MSRs Summary
Table 5-72. GLPC Specific MSRs Summary
513
tions. The MSR address is derived from the perspective of
the CPU Core. See Section 3.2 "CS5535 MSR Addressing"
on page 53 for more details on MSR addressing.
The tables that follow are register summary tables that
include reset values and page references where the bit
descriptions are provided.
00000000_00000000h
00000000_002021xxh
00000000_00000000h
00000000_00000003h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000002h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
0000000x_xxxxxxxxxh
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000002h
00000000_000000xxh
Reset Value
Reset Value
www.national.com
Reference
Reference
Page 514
Page 514
Page 515
Page 515
Page 516
Page 517
Page 519
Page 519
Page 520
Page 520
Page 520
Page 521
Page 521
Page 521
Page 522
Page 522
Page 523
Page 524
Page 524
---
---
---

Related parts for cs5535