cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 493

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
Revision 0.8
PMC Register Descriptions
5.18.3.11 PM Working Auxiliary De-assert Delay and Enable (PM_WKXD)
PMS I/O Offset
Type
Reset Value
Reads always return the value written, except for RSVD bits [29:20].
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
29:20
19:0
Bit
Bit
31
30
31
Name
RSVD
WORKING_
DEASSERT_EN
RSVD
WORKING_
DEASSERT_
DELAY
Name
RSVD
34h
R/W
00000000h
RSVD
Description
Reserved. By convention write 0, but may write anything.
Working De-assert and Delay Enable. Must be high to de-assert the WORKING out-
put and to enable its delay specified in bits [19:0] (WORKING_DEASSERT_DELAY).
Use of this control implies a system sequence into the Standby state. The PMC dis-
ables its interfaces to non-Standby portions of the component and only considers
wakeup events from Standby circuits. The PMC also immediately asserts system reset
when SLP_CLK_EN# is asserted regardless of the value of
WORKING_DEASSERT_DELAY (bits [19:0]). Reset remains asserted throughout the
Standby state.
There is NOT an assert delay. The wakeup event causes the WORKING output to
assert. This event is called Standby wakeup.
On wakeup, Reset will continue to be applied to all non-Standby circuits for the length
of time specified in the RESET_DELAY (PMS I/O Offset 38h[19:0]).
Enabling this function and/or the function in PM_WKXD (PMS I/O Offset 34h[30] = 1)
causes the same Standby state events. Standby state is not entered unless
SLP_CLK_EN# is asserted.
Reserved. By convention write 0, but may write anything. Reads return 0.
Working De-assert Delay. Indicates the number of 32 kHz clock edges to wait from the
assertion of SLP_CLK_EN# before de-asserting the WORKING output. Bit 30
(WORKING_DEASSERT_EN) must be high to enable this delay.
Description
Reserved. By convention write 0, but may write anything.
(Continued)
PM_WKXD Bit Descriptions
PM_WKD Bit Descriptions
PM_WKXD Register Map
493
WORK_AUX_DEASSERT_DELAY
9
8
7
6
5
4
3
www.national.com
2
1
0

Related parts for cs5535