L64118 LSI Logic Corporation, L64118 Datasheet - Page 29

• Manufacturer Part Number: L64118
• Description: Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
• Manufacturer: LSI Logic Corporation

Test Signals
Serial Port/ICEPort
RESETn
These signals are for LSI Logic test purposes. They must be tied to a
constant value in normal operational mode.
ECLK
IDDTN
ZTESTn
These signals connect the L64118 to an external modem, PC, terminal,
or other host that includes an RS232 interface. The L64118 contains
three serial ports that comply with the asynchronous specification of the
RS232 standard. The on-chip baud rate generators support the standard
bit rate for serial communication.
Three of the SIO1 signals can be configured to serve the internal ICEport
module.
CTSn0
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101) 29
Parallel Data Direction
After reset, this signal serves as the PDATA_DIR output,
which controls the parallel data bus buffers for the 1284
PDATA[7:0] data lines. When the 1284 port is used as an
Aux port, this pin is driven HIGH.
Asynchronous Reset
Asserting this active LOW signal resets the L64118 to its
power on state. To ensure a complete reset of the
L64118, RESETn must be asserted for at least 16 SCLK
cycles.
Connect to VSS
This is an LSI Logic manufacturing test pin.
Connect to VSS
This is an LSI Logic manufacturing test pin.
Connect to VDD
This is an LSI Logic manufacturing test pin. It is
deasserted HIGH for normal chip operation.
Clear to Send Port 0
When reset LOW, this signal indicates that the external
receiver is ready for data transfer through TxD0/RxD0. If
the Transmit Enable bit in the SIO Command register is
set HIGH when CTSn0 is reset LOW, data from the
Transmit register of Port 0 is serialized through TxD0.
Output
Input
Input
Input
Input
Input