L64118 LSI Logic Corporation, L64118 Datasheet - Page 13

• Manufacturer Part Number: L64118
• Description: Controllers, Transport Controller with Embedded MIPS CPU (TR4101)
• Manufacturer: LSI Logic Corporation

One IEEE1284 parallel communication port for fast communication
with a PC or workstation. The L64118 includes an on-chip DMA
controller dedicated for data transfers between the IEEE1284 parallel
communication port and the main memory.
2
One I
C-compatible serial communication port to communicate with
2
devices using I
C data links. This type of bus is common in video
encoders, audio DACs, remote control devices, and RF tuners.
Two independent SmartCard ports ISO-7816-3 compliant SmartCard
ports interface through a SmartCard coupler, and support the T = 0,
T = 1 asynchronous protocol. The ports also feature V
, V
CC
PP
control.
One Teletext port that interfaces to an NTSC or PAL encoder and
allows for direct insertion of teletext data into an NTSC or PAL video
encoder device. The teletext data usually is transmitted using a
special-purpose PID. The data is then extracted by the Transport
processor and posted to SDRAM. Finally, the L64118 controller
transfers the teletext data to the Teletext port upon request from the
video encoder device. The Teletext port includes a FIFO between the
real-time timing required on the output pins and the internal data
transfer.
An Aux parallel port for outputting/inputting transport packets from/to
the internal demultiplexer. The port’s direction is controlled through a
configuration bit or through the AUXTX input pin. The port can be
programmed to deliver or receive transport packets at various points
within the demultiplexer’s pipeline. This port is multiplexed with
signals from the IEEE1284 port.
An Infrared port with a single IR blaster with two identical output pins
and two identical, yet independent, IR receiver modules. The IRT
(transmitter) can be used to communicate with off-board elements
(e.g., to program a VCR). The two IR receivers, IR0 and IR1, support
remote control of the STB.
Forty-seven general-purpose I/O pins (GPIOs) are configurable and
can be used to control and monitor a subset of processor functions,
thus easing system integration and minimizing external glue logic.
Forty-one of these I/Os are multiplexed, six are dedicated GPIOs.
L64118 MPEG-2 Transport Controller with Embedded MIPS CPU (TR4101) 13