ATtiny85 Atmel Corporation, ATtiny85 Datasheet - Page 87
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny85
Manufacturer Part Number
ATtiny85
Description
Manufacturer
Atmel Corporation
Datasheets
1.ATTINY25.pdf
(34 pages)
2.ATTINY25.pdf
(34 pages)
3.ATTINY25.pdf
(30 pages)
4.ATTINY85.pdf
(234 pages)
Specifications of ATtiny85
Flash (kbytes)
8 Kbytes
Pin Count
8
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
3
Hardware Qtouch Acquisition
No
Max I/o Pins
6
Ext Interrupts
6
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
5
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATtiny85-15SZ
Manufacturer:
ATMEL
Quantity:
30
Company:
Part Number:
ATtiny85-20PU
Manufacturer:
CUI
Quantity:
1 000
Part Number:
ATtiny85-20SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny85V-10SH
Manufacturer:
Intel
Quantity:
62
Part Number:
ATtiny85V-10SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
2586N–AVR–04/11
Timer/Counter1 and the output compare registers serve as dual stand-alone PWMs with non-
overlapping non-inverted and inverted outputs. Refer to
this function. Similarly, the high prescaling opportunities make this unit useful for lower speed
functions or exact timing functions with infrequent actions.
Figure 12-2. Timer/Counter 1 Synchronization Register Block Diagram.
Timer/Counter1 and the prescaler allow running the CPU from any clock source while the pres-
caler is operating on the fast 64 MHz (or 32 MHz in Low Speed Mode) PCK clock in the
asynchronous mode.
Note that the system clock frequency must be lower than one third of the PCK frequency. The
synchronization mechanism of the asynchronous Timer/Counter1 needs at least two edges of
the PCK when the system clock is high. If the frequency of the system clock is too high, it is a
risk that data or control values are lost.
The following
PCKE
CK
PCK
SYNC
MODE
ASYNC
MODE
IO-registers
OCR1B
OCF1A
OCR1A
OCR1C
TCCR1
GTCCR
TCNT1
OCF1B
TOV1
Figure 12-3
1..2 PCK Delay
1/2 CK Delay
shows the block diagram for Timer/Counter1.
S
A
Input synchronization
registers
OCR1A_SI
OCR1B_SI
OCR1C_SI
TCCR1_SI
GTCCR_SI
TCNT1_SI
OCF1A_SI
OCF1B_SI
TOV1_SI
1 PCK Delay
1 CK Delay
S
A
8-BIT DATABUS
Timer/Counter1
TCNT1
page 89
~1 CK Delay
1 CK Delay
for a detailed description on
ATtiny25/45/85
Output synchronization
registers
TCNT_SO
OCF1A_SO
OCF1B_SO
TOV1_SO
1/2 CK Delay
No Delay
TCNT1
OCF1A
OCF1B
TOV1
87