ATtiny85 Atmel Corporation, ATtiny85 Datasheet - Page 139

no-image

ATtiny85

Manufacturer Part Number
ATtiny85
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny85

Flash (kbytes)
8 Kbytes
Pin Count
8
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
3
Hardware Qtouch Acquisition
No
Max I/o Pins
6
Ext Interrupts
6
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
5
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny85-15SZ
Manufacturer:
ATMEL
Quantity:
30
Part Number:
ATtiny85-20PU
Manufacturer:
CUI
Quantity:
1 000
Part Number:
ATtiny85-20SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny85V-10SH
Manufacturer:
Intel
Quantity:
62
Part Number:
ATtiny85V-10SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
2586N–AVR–04/11
• Bit 5 – ADLAR: ADC Left Adjust Result
The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register.
Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the
ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conver-
sions. For a comple te description of this bit, see
on page
• Bits 3:0 – MUX[3:0]: Analog Channel and Gain Selection Bits
The value of these bits selects which combination of analog inputs are connected to the ADC. In
case of differential input (ADC0 - ADC1 or ADC2 - ADC3), gain selection is also made with these
bits. Selecting ADC2 or ADC0 as both inputs to the differential gain stage enables offset mea-
surements. Selecting the single-ended channel ADC4 enables the temperature sensor. Refer to
Table 17-4
effect until this conversion is complete (ADIF in ADCSRA is set).
Table 17-4.
Note:
MUX[3:0]
0101
1100
1111
0000
0001
0010
0011
0100
0110
0111
1000
1001
1010
1011
1101
1110
1. For offset calibration, only.
2. After switching to internal voltage reference the ADC requires a settling time of 1ms before
3. For temperature sensor.
141.
(1)
(2)
(3)
measurements are stable. Conversions starting before this may not be reliable. The ADC must
be enabled during the settling time.
for details. If these bits are changed during a conversion, the change will not go into
Input Channel Selections
Single Ended
ADC0 (PB5)
ADC1 (PB2)
ADC2 (PB4)
ADC3 (PB3)
ADC4
Input
GND
N/A
V
N/A
BG
See “Operation” on page 127.
Differential Input
ADC2 (PB4)
ADC2 (PB4)
ADC2 (PB4)
ADC2 (PB4)
ADC0 (PB5)
ADC0 (PB5)
ADC0 (PB5)
ADC0 (PB5)
Positive
“ADCL and ADCH – The ADC Data Register”
Differential Input
ADC2 (PB4)
ADC2 (PB4)
ADC3 (PB3)
ADC3 (PB3)
ADC0 (PB5)
ADC0 (PB5)
ADC1 (PB2)
ADC1 (PB2)
Negative
N/A
N/A
ATtiny25/45/85
Gain
20x
20x
20x
20x
1x
1x
1x
1x
139

Related parts for ATtiny85