ATtiny85 Atmel Corporation, ATtiny85 Datasheet - Page 92

no-image

ATtiny85

Manufacturer Part Number
ATtiny85
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny85

Flash (kbytes)
8 Kbytes
Pin Count
8
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
3
Hardware Qtouch Acquisition
No
Max I/o Pins
6
Ext Interrupts
6
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
5
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny85-15SZ
Manufacturer:
ATMEL
Quantity:
30
Part Number:
ATtiny85-20PU
Manufacturer:
CUI
Quantity:
1 000
Part Number:
ATtiny85-20SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny85V-10SH
Manufacturer:
Intel
Quantity:
62
Part Number:
ATtiny85V-10SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
12.3
12.3.1
92
Register Description
ATtiny25/45/85
TCCR1 – Timer/Counter1 Control Register
• Bit 7 – CTC1 : Clear Timer/Counter on Compare Match
When the CTC1 control bit is set (one), Timer/Counter1 is reset to $00 in the CPU clock cycle
after a compare match with OCR1C register value. If the control bit is cleared, Timer/Counter1
continues counting and is unaffected by a compare match.
• Bit 6 – PWM1A: Pulse Width Modulator A Enable
When set (one) this bit enables PWM mode based on comparator OCR1A in Timer/Counter1
and the counter value is reset to $00 in the CPU clock cycle after a compare match with OCR1C
register value.
• Bits 5:4 – COM1A[1:0]: Comparator A Output Mode, Bits 1 and 0
The COM1A1 and COM1A0 control bits determine any output pin action following a compare
match with compare register A in Timer/Counter1. Since the output pin action is an alternative
function to an I/O port, the corresponding direction control bit must be set (one) in order to con-
trol an output pin.
In Normal mode, the COM1A1 and COM1A0 control bits determine the output pin actions that
affect pin PB1 (OC1A) as described in
mode.
Table 12-4.
In PWM mode, these bits have different functions. Refer to
description.
• Bits 3:0 - CS1[3:0]: Clock Select Bits 3, 2, 1, and 0
The Clock Select bits 3, 2, 1, and 0 define the prescaling source of Timer/Counter1.
Table 12-5.
Bit
0x30
Read/Write
Initial value
COM1A1
CS13
0
0
1
1
0
0
0
0
CTC1
Comparator A Mode Select in Normal Mode
Timer/Counter1 Prescale Select
R/W
COM1A0
7
0
0
1
0
1
CS12
0
0
0
0
PWM1A
R/W
6
0
Description
Timer/Counter Comparator A disconnected from output pin OC1A.
Toggle the OC1A output line.
Clear the OC1A output line.
Set the OC1A output line
COM1A1
CS11
R/W
0
0
1
1
5
0
Table
COM1A0
R/W
4
0
12-4. Note that OC1A is not connected in normal
CS10
0
1
0
1
CS13
R/W
3
0
Asynchronous
Clocking Mode
T/C1 stopped
PCK
PCK/2
PCK/4
Table 12-1 on page 89
CS12
R/W
2
0
CS11
R/W
1
0
Synchronous
Clocking Mode
T/C1 stopped
CK
CK/2
CK/4
CS10
R/W
0
0
2586N–AVR–04/11
for a detailed
TCCR1

Related parts for ATtiny85