EP4SGX530HH35C2N Altera, EP4SGX530HH35C2N Datasheet - Page 551
![IC STRATIX IV FPGA 530K 1152HBGA](/photos/37/12/371227/1152pin_fbga_sml.jpg)
EP4SGX530HH35C2N
Manufacturer Part Number
EP4SGX530HH35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
Stratix® IV GXr
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(30 pages)
6.EP4SGX110DF29C3N.pdf
(72 pages)
7.EP4SGX530HH35C2N.pdf
(1145 pages)
Specifications of EP4SGX530HH35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
564
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Family Name
Stratix® IV
Number Of Logic Blocks/elements
531200
# Registers
424960
# I/os (max)
560
Process Technology
40nm
Operating Supply Voltage (typ)
900mV
Logic Cells
531200
Ram Bits
28033024
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1152
Package Type
FCHBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SGX110DF29C3N PDF datasheet #6
- EP4SGX530HH35C2N PDF datasheet #7
- Current page: 551 of 1145
- Download datasheet (29Mb)
Chapter 1: Stratix IV Transceiver Architecture
Transceiver Block Architecture
Figure 1–93. Transceiver Configurations in Basic Single-Width Mode with a 10-Bit PMA-PCS Interface for Stratix IV GT
Devices
Note to
(1) The maximum data rate specification shown in
© March 2010 Altera Corporation
(FPGA Fabric-Transceiver
(FPGA Fabric-Transceiver
Interface Clock Cycles)
Interface Clock Cycles)
(1)
(1)
TX PCS Latency
Interface Frequency
RX PCS Latency
Interface Frequency
Interface Frequency
other speed grades offered, refer to the
Data Rate (Gbps)
Low-Latency PCS
Data Rate (Gbps)
Channel Bonding
Rate Match FIFO
Encoder/Decoder
(Pattern Length)
Interface Width
FPGA Fabric-
FPGA Fabric-
Interface Width
FPGA Fabric-
Byte Ordering
Transceiver
Transceiver
FPGA Fabric
Word Aligner
Byte SerDes
Transceiver
Figure
PMA-PCS/Fabric
PMA-PCS
Interface Width
(MHz)
Functional
8B/10B
Modes
1–93:
9 - 11
Disabled
Disabled
2.488 –
8-bit
248 .8 -
5 - 6
10-bit
250
2.5
Disabled
Disabled
Single
Width
Manual Alignment
Disabled
4 - 5.5
Enabled
6 - 8
10-bit
2.488 –
124.4 –
20-bit
187.5
3.75
(7-bit, 10-bit)
Basic
16-bit
9 - 11
Disabled
Disabled
2.488 –
248 .8 -
5 - 6
8-bit
250
2.5
Double
Disabled
Width
Enabled
DC and Switching Characteristics
20-bit
Disabled
Enabled
2.488 –
4 - 5.5
124 .4 –
Stratix IV GT Configurations
6 - 8
3.75
16-bit
187.5
Figure 1–93
8
Disabled
Disabled
9 - 11
2.488 –
248.8 -
5 - 6
10-bit
250
2.5
Disabled
Disabled
Disabled
Enabled
4 - 5.5
2.488 –
124.4 –
6 - 8
20-bit
187.5
(7-bit, 10-bit)
3.75
Disabled
is valid only for the -2 (fastest) speed grade devices. For data rate specifications for
Bit-Slip
Disabled
Disabled
9 - 11
2.488 –
248.8 -
5 - 6
8-bit
250
2.5
Disabled
Enabled
PIPE
10-bit
Enabled
Disabled
2.488 –
124.4 –
6 - 8
4 - 5
16-bit
187.5
3.75
chapter.
XAUI
10-bit
9 - 11
Disabled
Disabled
2.488 –
248.8 -
5 - 6
10-bit
250
2.5
Protocol
Disabled
Disabled
Basic Single Width
SRIO
10-bit
10-bit PMA-PCS
Interface Width
2.488 – 3.75
x1, x4, x8
Enabled
Disabled
2.488 –
124 .4 –
4 - 5.5
6 - 8
20-bit
187.5
3.75
SONET
Synchronization
/SDH
8-bit
State Machine
(7-bit, 10-bit)
Automatic
Disabled
9 - 11
2.488 –
Disabled
248.8 -
5 - 6
2.5
8-bit
250
16-bit
(OIF)
CEI
Disabled
Disabled
16-bit
4 - 5.5
124.4 –
6 - 8
187 .5
10-bit
SDI
Enabled
2.488 –
3.75
Stratix IV Device Handbook Volume 2
Enabled
4 - 5.5
6 - 8
124.4 –
10-Bit
Enabled
16-bit
187.5
Deterministic
Latency
Disabled
Disabled
20-Bit
2.488 –
248.8 -
5 - 6
20 -
8-bit
2.5
24
250
Enabled
Disabled
11.5 -
Enabled
2.488 –
14.5
124.4 –
4 - 5.5
16-bit
3.75
187 .5
Disabled
2.488 –
Disabled
3 - 4
10-bit
248.8 -
4 - 5
2.5
250
Disabled
Disabled
Disabled
Enabled
4 - 5
4 - 5
4 - 5
1–113
3 - 4. 5
Enabled
Disabled
2.488 –
4 - 5.5
124.4 –
20-bit
187.5
3.75
4 - 5.5
4 - 5.5
4 - 5.5
Related parts for EP4SGX530HH35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: