ADUC7032BSTZ-88-RL Analog Devices Inc, ADUC7032BSTZ-88-RL Datasheet - Page 91

• Manufacturer Part Number: ADUC7032BSTZ-88-RL
• Description: Flash 96k ARM7 TRIPLE 16-Bit ADC LIN IC.
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7032BSTZ-88-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

High Voltage Configuration 0 Register
Name: HVCFG0
Address: Indirectly addressed via the HVCON high voltage interface
Default Value: 0x00
Access: Read/write
Function: This 8-bit register controls the function of high voltage circuits on the ADuC7032-8L. This register is not an MMR and does
not appear in the MMR memory map. It is accessed via the HVCON registered interface. Data to be written to this register is loaded via
the HVDAT MMR and data is read back from this register via the HVDAT MMR.
Table 74. HVCFG0 Bit Designations
Bit
7
6
5
4
3
2
1 to 0
Description
WU Thermal Shutdown Disable.
Precision Oscillator Enable Bit.
Reserved. This bit is reserved and should be written as 0 by user code.
WU Assert Bit.
PSM Enable Bit.
Low Voltage Flag Enable Bit.
LIN Operating Mode.
These bits enable/disable the LIN driver.
1 = disable the automatic shutdown of the WU driver when a thermal event occurs.
0 = enable the automatic shutdown of the WU driver when a thermal event occurs.
1 = enable the precision 131 kHz oscillator. The oscillator start-up time is typically 70 μs (including high voltage interface latency
of 10 μs).
0 = power-down the precision 131 kHz oscillator.
1 = assert the external WU pin high.
0 = pull the external WU pin low via an internal 10 kΩ pull-down resistor.
0 = disable the power supply (voltage at the VDD pin) monitor.
1 = enable the power supply (voltage at the VDD pin) monitor. When IRQ3 (IRQEN[16]) is enabled, the PSM generates an
interrupt if the voltage at the VDD pin drops below 6.0 V.
0 = disable the low voltage flag function.
1 = enable the low voltage flag function. The low voltage flag can be interrogated via HVMON[3] after power-up to determine if
the REG_DVDD voltage previously dropped below 2.1 V.
00 = LIN disabled.
01 = reserved (not LIN 2.0 compliant).
10 = LIN enabled.
11 = reserved.
Rev. A | Page 91 of 120
ADuC7032-8L