ADUC7032BSTZ-88-RL Analog Devices Inc, ADUC7032BSTZ-88-RL Datasheet - Page 82

no-image

ADUC7032BSTZ-88-RL

Manufacturer Part Number
ADUC7032BSTZ-88-RL
Description
Flash 96k ARM7 TRIPLE 16-Bit ADC LIN IC.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet

Specifications of ADUC7032BSTZ-88-RL

Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
48-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7032BSTZ-88-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC7032BSTZ-88-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuC7032-8L
GPIO Port1 Control Register
Name: GP1CON
Address: 0xFFFF0D04
Default Value: 0x10000000
Access: Read/write
Function: This 32-bit MMR selects the pin function for each Port1 pin.
Table 60. GP1CON MMR Bit Designations
GPIO Port2 Control Register
Name: GP2CON
Address: 0xFFFF0D08
Default Value: 0x01000000
Access: Read/write
Function: This 32-bit MMR selects the pin function for each Port2 pin.
Table 61. GP2CON MMR Bit Designations
Bit
31 to 5
4
3 to 1
0
Bit
31 to 21
20
19 to 17
16
15 to 5
4
3 to 1
0
Description
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_6 Function Select Bit.
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_5 Function Select Bit.
Description
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_12 Function Select Bit.
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_11 Function Select Bit.
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_8 Function Select Bit.
Reserved. These bits are reserved and should be written as 0 by user code.
GPIO_7 Function Select Bit.
Cleared to 0 by user code to configure the GPIO_6 pin as a general-purpose I/O (GPIO) pin.
Set to 1 by user code to configure the GPIO_6 pin as TxD, transmit data for UART serial port.
Cleared to 0 by user code to configure the GPIO_5 pin as a general-purpose I/O (GPIO) pin.
Set to 1 by user code to configure the GPIO_5 pin as RxD, receive data for UART serial port.
Cleared to 0 by user code to route the LIN transmit data to an internal general-purpose I/O (GPIO_12) pad that can then be
written via the GP2DAT MMR.
Set to 1 by user code to route the UART TxD (transmit data) to the LIN data pin. This configuration is used in LIN mode.
Cleared to 0 by user code to internally disable the LIN input data path. In this configuration, GPIO_11 is used to support
diagnostic readback on all external high voltage I/O pins (see HVCFG1[2:0]).
Set to 1 by user code to route input data from the LIN interface to both the LIN hardware timing/synchronization logic and to
the UART RxD (receive data). This mode must be configured by user code when using LIN.
Cleared to 0 by user code to internally disable the LIN input data path. In this configuration, GPIO_11 is used to support
diagnostic readback on all external high voltage I/O pins (see HVCFG1[2:0]).
Set to 1 by user code to route input data from the LIN interface to both the LIN hardware timing/synchronization logic and
the UART RxD (receive data). This mode must be configured by user code when using LIN.
Cleared to 0 by user code to configure the GPIO_7 pin as a general-purpose I/O (GPIO) pin.
Set to 1 by user code to route data driven into the GPIO_7 pin through the on-chip LIN transceiver to be output at the LIN
pin. This mode can be used to drive the LIN transceiver interface as a standalone component without any interaction from
MCU or UART.
Rev. A | Page 82 of 120

Related parts for ADUC7032BSTZ-88-RL