XC56309VL100A Freescale Semiconductor, XC56309VL100A Datasheet - Page 37

• Manufacturer Part Number: XC56309VL100A
• Description: IC DSP 24BIT 100MHZ 196-MAPBGA
• Manufacturer: Freescale Semiconductor
• Series: DSP563xxr
• Type: Fixed Pointr

Specifications of XC56309VL100A

• Interface: Host Interface, SSI, SCI
• Clock Rate: 100MHz
• Non-volatile Memory: ROM (576 B)
• On-chip Ram: 24kB
• Voltage - I/o: 3.30V
• Voltage - Core: 3.30V
• Operating Temperature: -40°C ~ 100°C
• Mounting Type: Surface Mount
• Package / Case: 196-MAPBGA
• Device Core Size: 24b
• Format: Fixed Point
• Clock Freq (max): 100MHz
• Mips: 100
• Device Input Clock Speed: 100MHz
• Ram Size: 102KB
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 196
• Package Type: MA-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Freescale Semiconductor
HREQ
HTRQ
PB14
HACK
HRRQ
PB15
Notes: 1.
Signal Name
/HACK
/HTRQ
/HREQ
/HRRQ
2.
In the Stop state, the signal maintains the last state as follows:
•
•
The Wait processing state does not affect the signal state.
If the last state is input, the signal is an ignored input.
If the last state is output, these lines are tri-stated
Input or
Input or
Output
Output
Output
Output
Output
Type
Input
State During
Ignored input
Ignored input
Table 2-11. Host Interface (Continued)
Reset
1,2
DSP56309 User’s Manual, Rev. 1
Host Request
When the HI08 is programmed to interface with a single host request host
bus and the HI function is selected, this signal is the Host Request
(HREQ) output. The polarity of the host request is programmable, but is
configured as active-low (HREQ) following reset. The host request can be
programmed as a driven or open-drain output.
Transmit Host Request
When the HI08 is programmed to interface with a double host request
host bus and the HI function is selected, this signal is the Transmit Host
Request (HTRQ) output. The polarity of the host request is
programmable, but is configured as active-low (HTRQ) following reset.
The host request may be programmed as a driven or open-drain output.
Port B 14
When the HI08 is configured as GPIO through the HPCR, this signal is
individually programmed through the HDDR. This input is 5 V tolerant.
Host Acknowledge
When the HI08 is programmed to interface with a single host request host
bus and the HI function is selected, this signal is the Host Acknowledge
(HACK) Schmitt-trigger input. The polarity of the host acknowledge is
programmable, but is configured as active-low (HACK) after reset.
Receive Host Request
When the HI08 is programmed to interface with a double host request
host bus and the HI function is selected, this signal is the Receive Host
Request (HRRQ) output. The polarity of the host request is
programmable, but is configured as active-low (HRRQ) after reset. The
host request may be programmed as a driven or open-drain output.
Port B 15
When the HI08 is configured as GPIO through the HPCR, this signal is
individually programmed through the HDDR. This input is 5 V tolerant.
Signal Description
Host Interface (HI08)
2-13