HD6417020SVX12I Renesas Electronics America, HD6417020SVX12I Datasheet - Page 371

IC SUPERH MPU ROMLESS 100TQFP

HD6417020SVX12I

Manufacturer Part Number
HD6417020SVX12I
Description
IC SUPERH MPU ROMLESS 100TQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7020r
Datasheet

Specifications of HD6417020SVX12I

Core Processor
SH-1
Core Size
32-Bit
Speed
12.5MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417020SVX12I
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417020SVX12IV
Manufacturer:
RENESAS
Quantity:
63
Part Number:
HD6417020SVX12IV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
• Bit 2 (transmit end (TEND)): TEND indicates that when the last bit of a serial character was
Bit 2: TEND
0
1
• Bit 1 (multiprocessor bit (MPB)): MPB stores the value of the multiprocessor bit in receive
Bit 1: MPB
0
1
• Bit 0 (multiprocessor bit transfer (MPBT)): MPBT stores the value of the multiprocessor bit
Bit 0: MPBT
0
1
RENESAS 354
transmitted, the TDR did not contain new transmit data, so transmission has ended. TEND is a
read-only bit and cannot be written.
data when a multiprocessor format is selected for receiving in the asynchronous mode. The
MPB is a read-only bit and cannot be written.
added to transmit data when a multiprocessor format is selected for transmitting in the
asynchronous mode. The MPBT setting is ignored in the clocked synchronous mode, when a
multiprocessor format is not selected, or when the SCI is not transmitting.
Description
Transmission is in progress
TEND is cleared to 0 when:
• Software reads TDRE after it has been set to 1, then writing 0 in TDRE
• The DMAC writes data in TDR
End of transmission (initial value)
TEND is set to 1 when:
• The chip is reset or enters standby mode
• TE is cleared to 0 in the serial control register (SCR)
• TDRE is 1 when the last bit of a one-byte serial character is transmitted
Description
Multiprocessor bit value in receive data is 0. If RE is cleared to 0 when a
multiprocessor format is selected, the MPB retains its previous value (initial
value).
Multiprocessor bit value in receive data is 1
Description
Multiprocessor bit value in transmit data is 0 (initial value)
Multiprocessor bit value in transmit data is 1

Related parts for HD6417020SVX12I