UPD78F1203MC-CAB-AX Renesas Electronics America, UPD78F1203MC-CAB-AX Datasheet - Page 445

• Manufacturer Part Number: UPD78F1203MC-CAB-AX
• Description: MCU 16BIT 78K0R/LX3 30-SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Ix3r

Specifications of UPD78F1203MC-CAB-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 21
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 1.5K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

7.5.9 Operation as A/D conversion trigger output function (type 2)
described in 7.5.6 Operation as 6-phase triangular wave PWM output function. The setting of the master channel
is therefore the same as in 7.5.6 Operation as 6-phase triangular wave PWM output function.
conversion trigger pulse generation period can be calculated by the following expression.
TOn is toggled upon the next count clock. TCRn loads the value of TDRn again at the same timing. Similar operation
is continued hereafter.
status of the slave channel and the second period as an up status of the slave channel.
set, because up and down statuses are output.
up status.
TDRm at the first count clock, after the channel start trigger bit (TSm) is set to 1. Hereafter, counting up and counting
down is switched in accordance with the operation of the master channel. INTTMm is output when TCRm becomes
0001H.
operation is continued hereafter.
The A/D conversion trigger output function uses two channels in combination to output A/D conversion triggers.
It outputs A/D conversion trigger signals from slave channels.
Multiple slave channels can be used to increase the number of A/D conversion trigger outputs.
The A/D conversion trigger output function assumes the slave channel to be used as a sub-function of the function
TCRn of the master channel operates in the interval timer mode and counts the periods.
TCRn loads the value of TDRn by setting the channel start trigger bit (TSn) to 1.
Afterward, TCRn counts down along with the count clock. When TCRn has become 0000H, INTTMn is output and
A carrier period is generated in two periods of the master channel count.
The count operation of the slave channel is controlled by defining the first period of the master channel as a down
TOn of the master channel outputs up and down statuses.
TOn of the TO0 register must be manipulated while TOEn of the TOE0 register is 0 and the default level must be
TOn of the TO0 register is set to 1 when MDn0 of the TMR0 register is 0, and TOn is set to 0 when MDn0 is 1.
By setting the default level, a high level is output from TOn during a down status and a low level is output during an
TCRm of slave channel m operates in the up and down count mode, and counts the duty. TRm loads the value of
TCRm loads the value of TDRm again when INTTMn is generated in an up status of the master channel. Similar
Remarks 1.
A/D conversion trigger pulse generation period (interval from the start of the carrier period to INTTMn
detection during a down status) = {Set value of TDRm (slave) + 1} × Count clock period
Setting range of TDRm (slave): 0000H < TDRm (slave) < {Set value of TDRn (master) + 1}
* Interval from INTTMm detection during a down status to INTTMm detection during an up status
= {{Set value of TDRn (master) + 1} − {Set value of TDRm (slave)}} × 2 × Count clock period
2.
OPM = 0: n = 00, m = 08, 09
OPM = 1: n = 00, 04, m = 01, 05
OPM: Bit 15 of TAU option mode register (OPMR)
CHAPTER 7 INVERTER CONTROL FUNCTIONS
User’s Manual U19678EJ1V1UD
The A/D
443