D12312SVTEBL25 Renesas Electronics America, D12312SVTEBL25 Datasheet - Page 621

• Manufacturer Part Number: D12312SVTEBL25
• Description: IC H8S MCU ROMLESS 100-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of D12312SVTEBL25

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Other names: HD6412312SVTEBL25; HD6412312SVTEBL25

Bit 3—Flash Memory Control Register Enable (FLSHE): Controls CPU access to the flash
memory control registers (FLMCR1, FLMCR2, EBR1, and EBR2). Writing 1 to the FLSHE bit
enables the flash memory control registers to be read and written to. Clearing FLSHE to 0
designates these registers as unselected (the register contents are retained).
Bit 3
FLSHE
0
1
Bits 2 to 0—Reserved: These bits cannot be modified and are always read as 0.
17.5.6
RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating
real-time flash memory programming. RAMER is initialized to H'00 by a reset and in hardware
standby mode. It is not initialized in software standby mode. RAMER settings should be made in
user mode or user program mode.
Flash memory area divisions are shown in table 17.8. To ensure correct operation of the emulation
function, the ROM for which RAM emulation is performed should not be accessed immediately
after this register has been modified. Normal execution of an access immediately after register
modification is not guaranteed.
Note: RAM emulation function is not supported in the H8S/2314 F-ZTAT.
Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 0.
Bit
Initial value :
R/W
RAM Emulation Register (RAMER)
Description
Flash control registers are not selected for addresses H'FFFFC8 to H'FFFFCB
Flash control registers are selected for addresses H'FFFFC8 to H'FFFFCB
:
:
—
—
7
0
—
—
6
0
—
—
5
0
—
—
4
0
Rev.7.00 Feb. 14, 2007 page 587 of 1108
RAMS
R/W
3
0
RAM2
R/W
2
0
REJ09B0089-0700
RAM1
Section 17 ROM
R/W
1
0
(Initial value)
RAM0
R/W
0
0