ATTINY9-MAHR Atmel, ATTINY9-MAHR Datasheet - Page 99

IC MCU AVR 1K FLASH 8UDFN

ATTINY9-MAHR

Manufacturer Part Number
ATTINY9-MAHR
Description
IC MCU AVR 1K FLASH 8UDFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet

Specifications of ATTINY9-MAHR

Package / Case
8-UDFN Exposed Pad
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Speed
12MHz
Number Of I /o
4
Core Processor
AVR
Program Memory Type
FLASH
Ram Size
32 x 8
Program Memory Size
1KB (1K x 8)
Oscillator Type
Internal
Peripherals
POR, PWM, WDT
Core Size
8-Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY9-MAHR
Manufacturer:
ST
Quantity:
101
14.3.2
14.3.3
14.3.4
14.3.5
8127D–AVR–02/10
Disabling
Frame Format
Parity Bit Calculation
Supported Characters
Provided that the NVM enable bit has been cleared, the TPI is automatically disabled if the
RESET pin is released to inactive high state or, alternatively, if V
RESET pin.
If the NVM enable bit is not cleared a power down is required to exit TPI programming mode.
See NVMEN bit in
The TPI physical layer supports a fixed frame format. A frame consists of one character, eight
bits in length, and one start bit, a parity bit and two stop bits. Data is transferred with the least
significant bit first.
Figure 14-4. Serial frame format.
Symbols used in
The parity bit is always calculated using even parity. The value of the bit is calculated by doing
an exclusive-or of all the data bits, as follows:
where:
The BREAK character is equal to a 12 bit long low level. It can be extended beyond a bit-length
of 12.
Figure 14-5. Supported characters.
TPIDATA
TPIDATA
TPICLK
TPIDATA
ST:
D0-D7: Data bits (least significant bit sent first)
P:
SP1:
SP2:
P = D0
P:
D0-D7:
IDLE
IDLE
IDLE
Start bit (always low)
Parity bit (using even parity)
Stop bit 1 (always high)
Stop bit 2 (always high)
D1
Figure
“TPISR – Tiny Programming Interface Status Register” on page
ST
ST
Parity bit using even parity
Data bits of the character
D2
14-4:
D3
D0
D0
D4
D1
D1
D5
DATA CHARACTER
BREAK CHARACTER
D6
D7
D7
D7
0
P
P
HV
ATtiny4/5/9/10
is no longer applied to the
SP1
SP1
SP2
SP2
107.
IDLE/ST
IDLE/ST
IDLE/ST
99

Related parts for ATTINY9-MAHR