zl50118gag2 Zarlink Semiconductor, zl50118gag2 Datasheet - Page 84

• Manufacturer Part Number: zl50118gag2
• Description: 32 Channel 1 T1/e1 Cesop Processor With Single Ethernet Interface
• Manufacturer: Zarlink Semiconductor

CPU_ADDR[23:2]
CPU_DATA[31:0]
CPU_ADDR[23:2]
CPU_TS_ALE
CPU_DATA[31:0]
CPU_TS_ALE
CPU_CLK
CPU_WE
CPU_CS
CPU_OE
CPU_TA
CPU_CLK
CPU_WE
CPU_OE
CPU_CS
CPU_TA
NOTE 1: CPU_DATA is valid when CPU_TA is asserted. CPU_DATA will remain valid while both CPU_CS
and CPU_OE are asserted. CPU_TA will continue to be driven until CPU_CS is deasserted.
CPU_CS and CPU_OE must BOTH be asserted to enable the CPU_DATA output.
NOTE 2: CPU_TS_ALE is no more than one clock cycle width and it can be delayed by one clock cycle from
CS assertion.
NOTE 3: The CPU_TA maximum assertion time is 4 µs.
NOTE 2: CPU_TS_ALE is no more than one clock cycle width and it can be delayed by one clock cycle from
CS assertion.
NOTE 3: The CPU_TA maximum assertion time is 4 µs.
NOTE 1: Following assertion of CPU_TA, CPU_CS may be deasserted. The MPC8260 will continue to assert CPU_CS
until CPU_TA has been synchronized internally. CPU_TA will continue to be driven until CPU_CS is
finally deasserted. During continued assertion of CPU_CS, CPU_WE and CPU_DATA may be removed.
t
t
CAS
CSS
t
t
CAS
CSS
t
SDV
t
CTS
ZL50115/16/17/18/19/20
t
CTS
t
t
Figure 41 - CPU Write - MPC8260
CAH
CTH
Figure 40 - CPU Read - MPC8260
t
t
CAH
CTH
t
OTV
t
Zarlink Semiconductor Inc.
OTV
t
t
ODV
CES
t
CES
84
t
t
0 or more cycles
0 or more cycles
CC
CDV
t
CTV
t
CC
t
t
CTV
CDS
t
CTV
t
CTV
t
t
CDH
CEH
0 or more cycles
0 or more cycles
t
0 or more cycles
0 or more cycles
CSH
t
t
CEH
CSH
t
OTV
t
t
ODV
SDV
t
Data Sheet
OTV