PEB3086HV14XP Infineon Technologies, PEB3086HV14XP Datasheet - Page 78

no-image

PEB3086HV14XP

Manufacturer Part Number
PEB3086HV14XP
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PEB3086HV14XP

Control Interface
HDLC
Lead Free Status / Rohs Status
Compliant
Indication
Deactivation Request
from F6
Power up
Activation request
Activation request loop ARL
Illegal Code Violation
Activation indication
loop
Activation indication
with priority class 8
Activation indication
with priority class 10
Deactivation
confirmation
Data Sheet
Abbr. Code Remark
DR6
PU
AR
CVR
AIL
AI8
AI10
DC
0111 IOM-2 interface clocking is provided
0101 Deactivation Request from state F6
1000 Info 2 received
1010 Internal or external loop A closed
1011 Illegal code violation received. This function
1110 Internal or external loop A activated
1100 Info 4 received,
1101 Info 4 received,
1111 Clocks are disabled if CFS bit of register
has to be enabled by setting the EN_ICV bit of
register TR_CONF0.
D-channel priority is 8 or 9.
D-channel priority is 10 or 11.
MODE1 is set to ’1’, quiescent state
78
Description of Functional Blocks
PEB 3086
2003-01-30
ISAC-SX

Related parts for PEB3086HV14XP