PEB3086HV14XP Infineon Technologies, PEB3086HV14XP Datasheet - Page 69

• Manufacturer Part Number: PEB3086HV14XP
• Manufacturer: Infineon Technologies

Specifications of PEB3086HV14XP

• Control Interface: HDLC
• Lead Free Status / Rohs Status: Compliant

3.4.1
The receive PLL performs phase tracking between the F/L transition of the receive signal
and the recovered clock. Phase adjustment is done by adding or subtracting 0.5 or 1
XTAL period to or from a 1.536-MHz clock cycle. The 1.536-MHz clock is than used to
generate any other clock synchronized to the line.
During (re)synchronization an internal reset condition may effect the 1.536-MHz clock to
have high or low times as short as 130 ns. After the S/T interface frame has achieved
the synchronized state (after three consecutive valid pairs of code violations) the FSC
output in TE mode is set to a specific phase relationship, thus causing once an irregular
FSC timing.
The phase relationships of the clocks are shown in
Figure 35
3.4.2
The timing extraction jitter of the ISAC-SX conforms to ITU-T Recommendation I.430
(– 7% to + 7% of the S-interface bit period).
Data Sheet
FSC
7.68 MHz
1536 kHz *
768 kHz
Description of the Receive PLL (DPLL)
Jitter
F-bit
Phase Relationships of ISAC-SX Clock Signals
* Synchronous to receive S/T. Duty Ratio 1:1 Normally
69
Chapter
Description of Functional Blocks
35.
PEB 3086
2003-01-30
ISAC-SX
ITD09664