WJLXT972MLC.A4 S L7U9 Intel, WJLXT972MLC.A4 S L7U9 Datasheet - Page 52

• Manufacturer Part Number: WJLXT972MLC.A4 S L7U9
• Manufacturer: Intel

Specifications of WJLXT972MLC.A4 S L7U9

• Lead Free Status / RoHS Status: Compliant

Intel
5.9
5.9.1
5.9.2
52
®
LXT972M Single-Port 10/100 Mbps PHY Transceiver
Note:
Monitoring Operations
Monitoring Auto-Negotiation
Auto-negotiation can be monitored as follows:
When the LXT972M Transceiver detects incorrect polarity for a 10BASE-T operation, Register bit
17.5 is set to ‘1’.
Monitoring Next Page Exchange
The LXT972M Transceiver offers an Alternate Next Page mode to simplify the next page
exchange process. Normally, Register bit 6.1 (Page Received) remains set until read. When
Alternate Next Page mode is enabled, Register bit 6.1 is automatically cleared whenever a new
negotiation process takes place. This action prevents the user from reading an old value in bit 6.1
and assuming that Registers 5 and 8 (Partner Ability) contain valid information. Additionally, the
LXT972M Transceiver uses Register bit 6.5 to indicate when the current received page is the base
page. This information is useful for recognizing when next pages must be resent due to a new
negotiation process starting. Register bits 6.1 and 6.5 are cleared when read.
•
•
•
Register bit 17.7 is set to ‘1’ once the auto-negotiation process is completed.
Register bits 1.2 and 17.10 are set to ‘1’ once the link is established.
Register bits 17.14 and 17.9 can be used to determine the link operating conditions (speed and
duplex).
Document Number: 302875-005
Revision Date: 27-Oct-2005
Datasheet