MCF5272CVF66 Freescale Semiconductor, MCF5272CVF66 Datasheet - Page 66

IC MPU 32BIT 66MHZ 196-MAPBGA

MCF5272CVF66

Manufacturer Part Number
MCF5272CVF66
Description
IC MPU 32BIT 66MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Datasheets

Specifications of MCF5272CVF66

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
196-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Part Number:
MCF5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Overview
1.2.2.4
The sleep and stop power management modes reduce power consumption by allowing software to shut
down the core, peripherals, or the whole device during inactive periods. To reduce power consumption
further, software can individually disable internal clocks to the on-chip peripheral modules. The
power-saving modes are described as follows:
1.2.2.5
The MCF5272 has up to three 16-bit general-purpose parallel ports, each line of which can be programmed
as either an input or output. Some port lines have dedicated pins and others are shared with other MCF5272
functions. Some outputs have high drive current capability.
1.2.2.6
The MCF5272 has flexible latched interrupt inputs each of which can generate a separate, maskable
interrupt with programmable interrupt priority level and triggering edge (falling or rising). Each interrupt
has its own interrupt vector.
1.2.3
The MCF5272 has two full-duplex UART modules with an on-chip baud rate generator providing both
standard and non-standard baud rates up to 5 Mbps. The module is functionally equivalent to the MC68681
DUART with enhanced features including 24-byte Tx and Rx FIFOs. Data formats can be 5, 6, 7, or 8 bits
with even, odd, or no parity and up to 2 stop bits in 1/16-bit increments. Receive and transmit FIFOs
minimize CPU service calls. A wide variety of error detection and maskable interrupt capability is
provided.
Using a programmable prescaler or an external source, the MCF5272 system clock supports various baud
rates. Modem support is provided with request-to-send (RTS) and clear-to-send (CTS) lines available
externally. Full-duplex autoecho loopback, local loopback, and remote loopback modes can be selected.
1-6
Sleep mode uses interrupt control logic to allow any interrupt condition to wake the processor. As
the MCF5272 is fully static, sleep mode is simply the disabling of the core’s clock after the current
instruction completes. An interrupt from any internal or external source causes on-chip power
management logic to reenable the core’s clock; execution resumes with the next instruction. This
allows rapid return from power-down state as compared to a dynamic implementation that must
perform power-on reset processing before software can handle the interrupt request. If interrupts
are enabled at the appropriate priority level, program control passes to the relevant interrupt service
routine.
Stop mode is entered by the disabling of the external clock input and is achieved by software setting
a bit in a control register. Program execution stops after the current instruction. In stop mode,
neither the core nor peripherals are active. The MCF5272 consumes very little power in this mode.
To resume normal operation, the external interrupts cause the power management logic to
re-enable the external clock input. The MCF5272 resumes program execution from where it
entered stop mode (if no interrupt are pending), or starts interrupt exception processing if interrupts
are pending.
UART Module
Power Management
Parallel Input/Output Ports
Interrupt Inputs
MCF5272 ColdFire
®
Integrated Microprocessor User’s Manual, Rev. 3
Freescale Semiconductor

Related parts for MCF5272CVF66