MCF5272CVF66 Freescale Semiconductor, MCF5272CVF66 Datasheet - Page 238

IC MPU 32BIT 66MHZ 196-MAPBGA

MCF5272CVF66

Manufacturer Part Number
MCF5272CVF66
Description
IC MPU 32BIT 66MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Datasheets

Specifications of MCF5272CVF66

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
196-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Part Number:
MCF5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Ethernet Module
11.5.10 FIFO Receive Start Register (FRSR)
The FRSR register,
FIFO. FRSR marks the boundary between the transmit and receive FIFOs. The transmit FIFO uses
addresses from TFSR to FRSR - 4. The receive FIFO uses addresses from FRSR to FRBR - 4. The value
in this register must be added to MBAR + 0x800 to determine the absolute address.
FRSR needs to be written only to change the default value.
Table 11-17
11-20
31–11
Bits
9–2
1–0
10
Reset
Reset
Field
Field
Addr
R/W
R/W
R_FSTART
describes the FRSR fields.
Name
1
31
15
Figure
MCF5272 ColdFire
0000_0
Reserved, should be cleared.
Reserved, should be set.
Receive FIFO starting address. Address of first receive FIFO location. Acts as delimiter between
receive and transmit FIFOs.
Reserved, should be cleared.
11-14, is programmed by the user to indicate the starting address of the receive
Figure 11-14. FIFO Receive Start Register (FRSR)
11
Table 11-17. FRSR Field Descriptions
10
1
1
®
Integrated Microprocessor User’s Manual, Rev. 3
9
0000_0000_0000_0000
MBAR + 0x8D0
Read/Write
Read/Write
01_0000_00
R_FSTART
Description
2
Freescale Semiconductor
1
00
16
0

Related parts for MCF5272CVF66